This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TDA4VMXEVM
Dear colleagues,
I come back to you again to ask about Pixel Clock in dss_display_test code. As I am using J721E EVM, it has an integrated UB941 Serializer.
I can change the pixel clock of UB941 using different Clock Modes but still don't understand what the variables below are used for:
The first one is lcdOpTimingCfg.mInfo.pixelClock located in dss_display_test.c
The other is located in ../utils/app_utils_j721e.c
Why my application works only when this variables are set to 74250000 ?
If I set this variable to 74250000 and select a pixel clock in UB941 lower than 74.25 MHz, my application still work but if i set the pixel clock to more than 74.25 MHz it's not working.
Best regards,
Brahim
Hi Brahim,
Are you still facing the issue?
Usually, this will configure DSS output clock. But i am not sure if this is used as an input to DSI. Could you please check TRM?
Regards,
Brijesh
Hi Brijesh,
It works only when it's 74250000 so I leave it with that value and I change the pixel clock using the M/N dividers. so it is OK.
Thanks,
Brahim
Yes, that is what I do. I let this value to 74.25 Mhz and I change Pclk in UB941 registers.
Regards,
Brahim