TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] TDA4VH-Q1,TDA4VE,TDAVAL,TDA4VL,TDA4VP-Q1,TDA4AP-Q1: How to Enable Temperature driven Dynamic Refresh rate adjustment?

    VENKEY MANNURU
    VENKEY MANNURU
    Part Number: DRA821U-Q1 How to Enable Temperature driven Dynamic Refresh rate adjustment for DDR?
    • Answered
    • 2 months ago
    • Processors
    • Processors forum
  • [FAQ] AM62A7: DCC, SDL Clock Configuration

    priyanshi Jalan
    priyanshi Jalan
    Part Number: AM62A7 Other Parts Discussed in Thread: SYSCONFIG , AM62A3-Q1 How to configure clock source for DCC Safety Diagnostic ?
    • Answered
    • 2 months ago
    • Processors
    • Processors forum
  • [FAQ] DRA821U-Q1: USXGMII +PCIE SUPPORT ON MAIN CPSW5G: J7200 EVM

    Gokul Praveen
    Gokul Praveen
    Part Number: DRA821U-Q1 How to enable USXGMII + PCIE on MAIN CPSW5G in J7200 EVM ?
    • Answered
    • 2 months ago
    • Processors
    • Processors forum
  • [FAQ] AM2754-Q1: AUDIO-AM275-EVM: McASP4 signals not appearing on J28 connector

    Ritapravo Sarker
    Ritapravo Sarker
    Part Number: AM2754-Q1 Other Parts Discussed in Thread: AUDIO-AM275-EVM , TXB0108 , TCA6416 I am trying to use McASP4 pins on the J28 User Expansion Connector on the AUDIO-AM275-EVM board. I have configured the syscfg for McASP4 and built my firmware…
    • Answered
    • 2 months ago
    • Processors
    • Processors forum
  • [FAQ] AM625: McASP0 / SPI2 Signals Not Accessible on User Expansion Connector — AM62x-SIP-SK

    Ritapravo Sarker
    Ritapravo Sarker
    Part Number: AM625 Other Parts Discussed in Thread: SYSCONFIG I am trying to use the McASP0 (or SPI2) pins on the AM62x-SIP Starter Kit ( AM62x-SIP-SK ) board via the User Expansion Connector , but I am not getting any signals. My SysConfig pinmux looks…
    • Answered
    • 2 months ago
    • Processors
    • Processors forum
  • [FAQ] AM620-Q1: Flash compatibility of xSPI boot in octal mode

    Aryamaan Chaurasia
    Aryamaan Chaurasia
    Part Number: AM620-Q1 The Sitara ROM Bootloader utilizes a specific parsing logic to validate the SFDP tables present in Serial Flash parts. Some Flash devices possess SFDP tables that do not support the specific sequences or configurations required…
    • Answered
    • 3 months ago
    • Processors
    • Processors forum
  • [FAQ] AM6442: Configuring external memory regions for Serial Flash size greater than 128 MiB on R5 core for MCU+ SDK examples

    Aryamaan Chaurasia
    Aryamaan Chaurasia
    Part Number: AM6442 Other Parts Discussed in Thread: SYSCONFIG The default memory mapped region of the Serial Flash in the SoC which starts from 0x60000000 to 0x67FFFFFF, has a total address space of 128 MiB. For Serial Flash parts having a memory…
    • Answered
    • 3 months ago
    • Processors
    • Processors forum
  • [FAQ] What is Quality of Service (QoS), and how can it improve the performance of my AM6x processor?

    Nick Saulnier
    Nick Saulnier
    This is rough draft documentation on how QoS works on AM6x devices. Some of this documentation is AI generated based on the processor TRMs, and there may be incomplete or incorrect information. If you have questions, please create an e2e thread to discuss…
    • Answered
    • 3 months ago
    • Processors
    • Processors forum
  • [FAQ] AM62A7: C7x Freertos Exception Recovery

    priyanshi Jalan
    priyanshi Jalan
    Part Number: AM62A7 How do we recover from exception state after a exception is triggered to continue the execution?
    • Answered
    • 3 months ago
    • Processors
    • Processors forum
  • [FAQ] AM62A7: C7X.CPU3 MMU Implementation

    priyanshi Jalan
    priyanshi Jalan
    Part Number: AM62A7 Other Parts Discussed in Thread: SYSCONFIG How to implement C7X.CPU3 MMU safety diagnostic?
    • Answered
    • 3 months ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 204461 Discussions
  • Answered

    AM2432: Boot flow 0

    26 views
    3 replies
    Latest 2 days ago
    by Alexander Hänel-Baas
  • Not Answered

    AM6442: Atomicity of ordinary accesses to DDR, MSRAM, and R5F TCM 0

    250 views
    12 replies
    Latest 2 days ago
    by Anastas Yordanov
  • Not Answered

    AM6422: Configuring a Firewall 0

    76 views
    5 replies
    Latest 2 days ago
    by Prashant Shivhare
  • Not Answered

    AM62A3: Questions about booting from QSPI NOR Flash on a custom board 0

    61 views
    3 replies
    Latest 2 days ago
    by Bin Liu
  • Suggested Answer

    AM6422: AM6422 PCIe root complex (TI PCI Bridge dev B010) does not enumerate reliabily; nor does its child device, even when it does. 0

    2267 views
    135 replies
    Latest 2 days ago
    by John Hentges
  • Not Answered

    TDA4VEN-Q1: Using Custom Dataset Instead of Demo Dataset in Vision Apps 0

    62 views
    3 replies
    Latest 2 days ago
    by Gokul S
  • Not Answered

    66AK2H06: IPC interrupt delay (Again) 0

    493 views
    18 replies
    Latest 2 days ago
    by Betsy Varughese
  • Not Answered

    AM62L-EVSE-DEV-EVM: AM62A / AM62X: Clarification on applying workaround for 128GB uSD card boot failure (ITAPDLY error) on SDK 11 0

    92 views
    3 replies
    Latest 2 days ago
    by Prashant Shivhare
  • Not Answered

    AM625: AM625: VP2 NTSC/PAL interlaced (480i/576i) output to ADV7393 video encoder – 16-bit RGB field identification, BT.656 as alternative 0

    54 views
    3 replies
    Latest 2 days ago
    by Divyansh Mittal
  • Not Answered

    AM62P: Suspend to ram fails when DD firmware is running on wkup r5 0

    341 views
    15 replies
    Latest 2 days ago
    by Bibin Robint
  • Suggested Answer

    AM623: SiI9022 HDMI Audio Issue: How to configure McASP0 internal PLL without external MCLK? 0

    673 views
    38 replies
    Latest 2 days ago
    by Divyansh Mittal
  • Not Answered

    AM62A7: AM62A74: Configure timer interrupt to trigger BCDMA 0

    22 views
    1 reply
    Latest 2 days ago
    by Vaibhav Kumar
  • Not Answered

    TDA4VL-Q1: MCUSW CAN Profiling App: DEM Error 65517 Only Occurs When Running Along with Linux (SDK 11.02) 0

    24 views
    1 reply
    Latest 2 days ago
    by Tarun Mukesh Puvvada
  • Not Answered

    AM67A: LiDAR/3D LiDAR Edge AI Demos or Models 0

    21 views
    1 reply
    Latest 2 days ago
    by Jay Goyal
  • Not Answered

    TMS320F28377D: F28377D CLA – CLAsincos() causes corrupted FOC results when caller is optimized (cla1_math_library_datarom_fpu32_eabi) 0

    42 views
    3 replies
    Latest 2 days ago
    by MiaooaiM
  • Suggested Answer

    TDA4VH-Q1: Is C7000 Host Emulation bit accurate? 0

    51 views
    1 reply
    Latest 2 days ago
    by Shabary S Sundar
  • Answered

    AM62L: Whether AM62L CPSW3G MDIO interface can connect switch+PHY together? 0

    207 views
    10 replies
    Latest 2 days ago
    by Kallikuppa Sreenivasa
  • Not Answered

    J722SXH01EVM: J722S CSI-TX: Timing between Last Active Line and Frame End / WAIT_BURST_TIME configuration 0

    95 views
    4 replies
    Latest 2 days ago
    by Brijesh Jadav
  • Not Answered

    TDA4VM: Unable to Find Submitted TDA4VM Design Checklist / Schematic Review Request on E2E 0

    129 views
    7 replies
    Latest 2 days ago
    by Jack
  • Not Answered

    66AK2H14: [Keystone II] DDR3 PHY leveling/timing offset configuration when migrating from SODIMM (with SPD) to discrete DDR3 chiplets +1

    56 views
    3 replies
    Latest 2 days ago
    by Eric Shih
<>