TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Processors

Processors

Processors forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] AM62A3: Any way to get 2 eMMC interfaces?

    Brad Caldwell
    Brad Caldwell
    Part Number: AM62A3 Hello, Using the AM62A, is there any way to implement two eMMC interfaces? The device has 3 MMC interfaces but the datasheet only shows MMC0 supporting eMMC. We really need a way to get 2 so I'll ask a couple questions from someone…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-TDAX: How to change input display pipeline in the DSS M2M WB node?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-TDAX The patches shared on below link adds support for DSS memory to memory path in the vision apps and TIOVX. These patches are also integrated SDK8.6. By default, this patch uses VIDL2 pipeline as input pipeline and WB pipeline…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VM: Process OpenVX Graph while simultaneously configuring a camera

    Nikhil Dasan
    Nikhil Dasan
    Part Number: TDA4VM How to configure a camera without affecting the OpenVX graph, while the single cam application graph is running
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – Queries regarding Crystal selection and clock specifications

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 AM2432 AM6411 AM2431 AM6422 AM6412 AM6421 AM2434 AM6441 Other Parts Discussed in Thread: TMDS64EVM , , AM3352 , AM62A3-Q1 , AM62L , OMAP-L138 , AM62A7 Hi TI Experts, I have the below queries regarding the crystal selection. …
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM6442, AM6441, AM6422, AM6421, AM6412, AM6411 and AM2434, AM2432, AM2431 (ALV, ALX) Custom board hardware design – I2C interface

    Lavanya M R
    Lavanya M R
    Part Number: AM6442 Other Parts Discussed in Thread: AM62A7 , AM6412 , AM6422 , , AM2434 , SK-AM64B Hi TI Experts, I have the below queries regarding the I2C interface: Need information on the number of I2C interfaces available Termination of…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: Does AM62x support two 4GB DDR?

    Gibbs Shih
    Gibbs Shih
    Part Number: AM623 Hi, TI Partner Follow data sheet. it describe as below. DDR Subsystem (DDRSS) – Supports LPDDR4, DDR4 memory types – 16-Bit data bus with inline ECC – Supports speeds up to 1600 MT/s – Max addressable range • 8GBytes with DDR4…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] PROCESSOR-SDK-J721E: How to enable blending operation and two input video pipelines in DSS memory to memory path?

    Brijesh Jadav
    Brijesh Jadav
    Part Number: PROCESSOR-SDK-J721E DSS WB path can take input from the overlay manager output and overlay manager in the DSS can take input from two video pipelines and can blend the images and can send it out. In the current PSDKRA6.0, SDK supports only…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] AM623: SPI DATA MISO/MOSI usage for D0 / D1

    Martin Stelter
    Martin Stelter
    Part Number: AM623 SPI data pins are named as D0 and D1. Where can i find information about the usage regarding in/output or which one is MISO / MOSI?
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] TDA4VL: RGMII not working on MAIN_CPSW2G in SDK 8.5 and SDK 8.6

    Tanmay Patil
    Tanmay Patil
    Part Number: TDA4VL I want to use RGMII on MAIN_CPSW2G of TDA4VL. The link is up, but I am not able to establish a communication. I can see that Rx is working but Tx is not working.
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
  • [FAQ] RPMsg: How to add multiple endpoints to a remote core running RTOS?

    Nick Saulnier
    Nick Saulnier
    I am using RPMsg to communicate from Linux with a remote core running RTOS (e.g., R5F or M4F). I want to define multiple RPMsg endpoints in my remote core software. How do I do that? . This FAQ applies to AM62x, AM62A, AM64x, AM65x, and probably other…
    • Answered
    • over 2 years ago
    • Processors
    • Processors forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Threads 198368 Discussions
  • Answered

    Why do not they count for SWI in stack estimation? 0 Locked

    254 views
    1 reply
    Latest over 12 years ago
    by Ashish Kapania
  • Answered

    VitualBox as a host, minicom and different setup for the ti-EZSDK 0 Locked

    402 views
    2 replies
    Latest over 12 years ago
    by JongAm Park
  • Not Answered

    microprocessor selection 0 Locked

    863 views
    6 replies
    Latest over 12 years ago
    by Rogerio Almeida
  • Answered

    Bios Cache and CSL Cache 0 Locked

    2932 views
    8 replies
    Latest over 12 years ago
    by Alberto Chessa
  • Not Answered

    installing application from ccs on beaglebone(starterware) 0 Locked

    243 views
    2 replies
    Latest over 12 years ago
    by Mitul Vekariya
  • Answered

    ISR not called from C++ code, but works if its C code 0 Locked

    563 views
    2 replies
    Latest over 12 years ago
    by Ashish Kapania
  • Answered

    VOLIB TDU DTMF MF Digit Sequence Detection 0 Locked

    2097 views
    20 replies
    Latest over 12 years ago
    by Brian Flinn1
  • Not Answered

    omap l138 LCDK : code examples 0 Locked

    1095 views
    2 replies
    Latest over 12 years ago
    by Dmitry Nikishov
  • Not Answered

    AM335x I/O switching voltage 0 Locked

    576 views
    5 replies
    Latest over 12 years ago
    by peaves
  • Answered

    OMAP4430 high resolution timestamps 0 Locked

    1093 views
    1 reply
    Latest over 12 years ago
    by James Graves
  • Answered

    OMAP 4430 + GPIO_0 and GPIO_WK0 0 Locked

    1095 views
    1 reply
    Latest over 12 years ago
    by James Graves
  • Answered

    Plain task is not called in BIOS/SYS 6.33.6.50 0 Locked

    1033 views
    3 replies
    Latest over 12 years ago
    by Ashish Kapania
  • Suggested Answer

    Problems building CSL library 0 Locked

    1121 views
    8 replies
    Latest over 12 years ago
    by Remesh N
  • Answered

    De-Interlacing in ducati? 0 Locked

    343 views
    1 reply
    Latest over 12 years ago
    by Mayank Mangla
  • Not Answered

    AM335x CAN Support 0 Locked

    158 views
    0 replies
    Started over 12 years ago
    by Greg Sulfid
  • Not Answered

    The declink crack when change resolution of frames feed to it(DM816x)? 0 Locked

    281 views
    1 reply
    Latest over 12 years ago
    by Badri Narayanan
  • Not Answered

    I cant connect to DEVKIT8000(Beagleboard OMAP3530). Help me! 0 Locked

    237 views
    1 reply
    Latest over 12 years ago
    by Aleksandr Simonenko
  • Answered

    NIMU driver for Luminary cortex M3 devices? 0 Locked

    1013 views
    1 reply
    Latest over 12 years ago
    by Karl Wechsler
  • Not Answered

    How to realize the us level delay on DM648 platform? 0 Locked

    105 views
    0 replies
    Started over 12 years ago
    by xue han
  • Not Answered

    "BUG: scheduling while atomic: swapper/1/0x00000105" from DaVinci EMAC 0 Locked

    837 views
    0 replies
    Started over 12 years ago
    by Chris Gray
<>