Texas Instruments (TI) Processors support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search processors content or ask technical support questions on Sitara™ processors, digital signal processors (DSP) and automotive processors. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions

  • [FAQ] TDA4VM: How to generate QNX A72 GPIO interrupt using SW10 on TDA4VM EVM

    Part Number: TDA4VM On the TDA4VM EVM, GPIO0_0 is connected to SW10. See TDA4VM EVM User Guide for SW10 location. https://www.ti.com/lit/pdf/spruis4 Can SW10 + GPIO0_0 be used to generate an interrupt on TDA4VM A72, with QNX running?

  • [FAQ] SK-AM62: How to enable SoC_I2C2 on the User Expansion Connector (J3)

    Part Number: SK-AM62 Problem Statement: Customers are facing problems interfacing SoC_I2C2 to external sensors using the User Expansion Connector (J3) . They are having hardware connections by interfacing sensors with EXP_I2C2_SDA and EXP_I2C2_SCL…

  • [FAQ] TDA4VM: Fix: Incorrect functionality of SDL RTI example/test application on SDK 8.6, SDK 9.0 and SDK 9.1

    Part Number: TDA4VM In the rti_app_uc(1-4) and the rti_test_app tested on SDK 8.6, 9.0 and 9.1, the interrupt callback is received much before the wait delay in the code sequence. The program does not wait for the callback to be triggered. Observed…

  • [FAQ] TDA4VM: How to enable CAN along with linux on MCU2_1 using Main Domain CAN0 instance.

    Part Number: TDA4VM Hello, We need a CAN example which runs on MCU2_1 with freeRTOS OS along with Linux running on A72 with SPL boot flow and also the CAN instance used in CAN example has to be MCAN0( Main domain CAN0). SDK version: 9.1 Regards…

  • [FAQ] AM62A7 / AM62A3 / AM62A1-Q1 / AM62D-Q1: Why is MMC1 powered by two different voltage supplies, VDDSHV0 and VDDSHV5 ?

    Part Number: AM62A7 Could you confirm that the voltage domains are correct for the MMC1_SDCD and MMC1_SDWP pins? The datasheet shows both MMC0 and MMC2 as having all member pins bellowing to the same voltage domain. For MMC1 however, the pins are shown…

  • [FAQ] TDA4: How to validate SysConfig PinMux Tool outputs

    Other Parts Discussed in Thread: SYSCONFIG , TDA4VH TI’s SysConfig PinMux Tool is a GUI interface which allows the user to select the desired device pin configurations for their system. The SysConfig PinMux Tool outputs customer-selected configurations…

  • [FAQ] AM623: A few more questions about decoupling as I couldn’t find anything in the TI documentation regarding some pins of the AM62X:

    Part Number: AM623 Team, A few more questions about decoupling as I couldn’t find anything in the TI documentation regarding some pins of the AM62X: Do the following pins need their own decoupling capacitors (it doesn’t look like the TI EVM had…

  • [FAQ] TDA4VM: How to configure RGMII clock delay on J7 devices?

    Part Number: TDA4VM How to configure RGMII clock delay on J7 devices?

  • [FAQ] Where do the MAC addresses for AM62x and AM64x come from? How do I change the MAC addresses?

    Hi TI Expert, I am developing on an AM62x SKEVM and an AM64x EVM and I'm planning on using Ethernet. Where do the MAC addresses associated with the Ethernet interfaces on these EVMs originate from? How do I change the MAC addresses?

  • [FAQ] AM6442: How to Get R5F PRU Ethernet working alongside Linux A53

    Part Number: AM6442 Other Parts Discussed in Thread: TMDS64EVM , , SYSCONFIG I am using a Sitara processor with Linux cores, RTOS cores, and PRU_ICSSG cores (AM64x family). I want to use an RTOS core to control PRU_ICSSG cores, which are being used…

View FAQ threads
  • Threads 197893 Discussions