• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 101 subscribers
  • Views 341 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PROCESSOR-SDK-AM57X: ICSS EMAC Switch issue

mohan reddy
Prodigy 40 points
Part Number: PROCESSOR-SDK-AM57X
Other Parts Discussed in Thread: AM5748
Hello,
We are using AM574x IDK board with Processor SDK RTOS-AM57xx-v06.01.00.08 and CCSv9.3.0 on Ubuntu 18.04(LTS)

We could build/run the ICSS_EMAC_SwitchExample_idkAM574x_wSoCFile_armTestproject successfully on PRU-ICSS2 using PRU2ETH0 and PRU2ETH1 ports.

Now, we are trying to run the demo on PRU-ICSS1 instead of PRU-ICSS2.
Using am572x_idkevm_3m0001_Rev1_1_modificationtoenable4PRUEthernetPHYs.doc as reference, we made the necessary hardware modifications in AM574x IDK to enable PRU1ETH0 and PRU1ETH1.


However, we could not find any steps/guidelines for modifying the existing ICSS_EMAC_SwitchExample_idkAM574x_wSoCFile_armTestproject to run on ICSS1.

We tried using PRUICSS_INSTANCE_ONE instead of PRUICSS_INSTANCE_TWO in the arm test project, but it did not help.
Can you please help list the changes required in ICSS_EMAC_SwitchExample_idkAM574x_wSoCFile_armTestproject to run the demo on ICSS1?

am572x_idkevm_3m0001_Rev1_1_modificationtoenable4PRUEthernetPHYs.doc

Thanks in Advance...!

Best Regards,

Mohan

  • 0
    TI__Mastermind 43296 points

    Mohan,

    In addition to the hardware mod, do you also update the pinmux file to enable PRU1?

    http://www.ti.com/tool/PINMUXTOOL

    Regards,

    Garrett

  • 0 in reply to Garrett Ding
    Prodigy 40 points

    Hi Garrett,

    Thanks for pointing us to the TI Pin MUX Tool.

    We only modified the hardware as explained in the am572x_idkevm_3m0001_Rev1_1_modificationtoenable4PRUEthernetPHYs.doc document.

    Using TI Pin mux tool we could able to generate the pin mux information for AM5748_SR1.0. It generated 8 files.

    We compared 4 of the 8 files with the existing files in the /opt/ti/pdk_am57xx_1_0_16/packages/ti/board/src/idkAM574x folder.

    After comparing, we only modified the boardPadDelayInit.c file by adding pr1_mii0/1 pins information. Please find the modified boardPadDelayInit.c file attached below.

                

    boardPadDelayInit.c 
    /**
 * Note: This file was auto-generated by TI PinMux on 10/13/2017 at 1:53:14 PM.
 *
 * \file  boardPadDelayInit.c
 *
 * \brief   This file contain manual/vritual iodelay mode definitions
 *
 * \copyright Copyright (CU) 2015-2018 Texas Instruments Incorporated - 
 *             http://www.ti.com/
 */

/**
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

#include <stdint.h>
#include "boardPadDelay.h"
#include "boardPadDelayTune.h"


#if defined(_TMS320C6X) || defined(__TI_ARM_V7M4__)
#ifndef __cplusplus
#pragma DATA_SECTION (pad, "BOARD_IO_DELAY_DATA");
#else
#pragma DATA_SECTION ("BOARD_IO_DELAY_DATA");
#endif
const boardPadDelayCfg_t pad[] = {
#else
const boardPadDelayCfg_t pad[] __attribute__((section("BOARD_IO_DELAY_DATA"))) = {
#endif
/** {PADCONF_REG_OFFSET, PADCONF_VALUE, {CFG_X_IN offset, aDelay, gDelay}, {CFG_X_OEN offset, aDelay, gDelay}, {CFG_X_OUT offset, aDelay, gDelay}} **/

/* OSC1 - xi_osc1 on AC15 - OSC1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* OSC1 - xo_osc1 on AC13 - OSC1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* GPIO1 - gpio1_4 on D15 - MyGPIO1 */
     {0x1714, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO1 - gpio1_5 on A17 - MyGPIO1 */
     {0x1720, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO2 - gpio2_29 on B17 - MyGPIO2 */
     {0x171C, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_9 on AH5 - MyGPIO3 */
     {0x1508, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_10 on AG6 - MyGPIO3 */
     {0x150C, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_11 on AH4 - MyGPIO3 */
     {0x1510, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_12 on AG4 - MyGPIO3 */
     {0x1514, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_14 on AG3 - MyGPIO3 */
     {0x151C, 0x4000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_16 on AF2 - MyGPIO3 */
     {0x1524, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_17 on AF6 - MyGPIO3 */
     {0x1528, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_18 on AF3 - MyGPIO3 */
     {0x152C, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_19 on AF4 - MyGPIO3 */
     {0x1530, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_21 on AE3 - MyGPIO3 */
     {0x1538, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_22 on AE5 - MyGPIO3 */
     {0x153C, 0x0000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_23 on AE1 - MyGPIO3 */
     {0x1540, 0x2000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_26 on AD2 - MyGPIO3 */
     {0x154C, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_28 on E1 - MyGPIO3 */
     {0x1554, 0x6000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_29 on G2 - MyGPIO3 */
     {0x1558, 0x6000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_30 on H7 - MyGPIO3 */
     {0x155C, 0x6000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO3 - gpio3_31 on G1 - MyGPIO3 */
     {0x1560, 0x6000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO4 - gpio4_0 on G6 - MyGPIO4 */
     {0x1564, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO4 - gpio4_21 on B11 - MyGPIO4 */
     {0x15D0, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_0 on B14 - MyGPIO5 */
     {0x16AC, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_1 on J14 - MyGPIO5 */
     {0x16B0, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_4 on G13 - MyGPIO5 */
     {0x16BC, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_5 on J11 - MyGPIO5 */
     {0x16C0, 0x5000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_6 on E12 - MyGPIO5 */
     {0x16C4, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_7 on F13 - MyGPIO5 */
     {0x16C8, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_8 on C12 - MyGPIO5 */
     {0x16CC, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO5 - gpio5_9 on D12 - MyGPIO5 */
     {0x16D0, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_7 on B16 - MyGPIO6 */
     {0x1718, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_14 on E21 - MyGPIO6 */
     {0x1688, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_15 on F20 - MyGPIO6 */
     {0x168C, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_16 on F21 - MyGPIO6 */
     {0x1690, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_19 on B26 - MyGPIO6 */
     {0x169C, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_27 on W7 - MyGPIO6 */
     {0x176C, 0xD000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO6 - gpio6_28 on Y9 - MyGPIO6 */
     {0x1770, 0xD000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_7 on A25 - MyGPIO7 */
     {0x17A4, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_8 on F16 - MyGPIO7 */
     {0x17A8, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_9 on B25 - MyGPIO7 */
     {0x17AC, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_10 on A24 - MyGPIO7 */
     {0x17B0, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_11 on A22 - MyGPIO7 */
     {0x17B4, 0x1000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_12 on B21 - MyGPIO7 */
     {0x17B8, 0xC000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_22 on B27 - MyGPIO7 */
     {0x17E0, 0x9000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GPIO7 - gpio7_23 on C26 - MyGPIO7 */
     {0x17E4, 0x9000E, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PCIE - ljcb_clkp on AG15 - PCIE1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* PCIE - ljcb_clkn on AH15 - PCIE1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* PCIE - pcie_rxn0 on AG13 - PCIE1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* PCIE - pcie_rxp0 on AH13 - PCIE1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* PCIE - pcie_txn0 on AG14 - PCIE1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* PCIE - pcie_txp0 on AH14 - PCIE1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* RTCSS - rtc_osc_xi_clkin32 on AE14 - RTCSS1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* RTCSS - rtc_osc_xo on AD14 - RTCSS1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* RTCSS - rtc_iso on AF14 - RTCSS1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* RTCSS - rtc_porz on AB17 - RTCSS1 */
     {0x182C, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* RTCSS - on_off on Y11 - RTCSS1 */
     {0x1828, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* RTCSS - Wakeup0 on AD17 - RTCSS1 */
     {0x1818, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* RTCSS - Wakeup1 on AC17 - RTCSS1 */
     {0x181C, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* RTCSS - Wakeup2 on AB16 - RTCSS1 */
     {0x1820, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* RTCSS - Wakeup3 on AC16 - RTCSS1 */
     {0x1824, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* GMAC1 - rgmii1_rxd1 on B5 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15C0, 0x60103, {0xAEC, 43, 1150}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC1 - rgmii1_rxd2 on B4 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15BC, 0x60103, {0xAE0, 169, 1415}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC1 - rgmii1_rxd3 on B3 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15B8, 0x60103, {0xAD4, 223, 1413}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC1 - rgmii1_rxd0 on A4 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15C4, 0x60103, {0xAF8, 0, 1210}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC1 - rgmii1_txd0 on D6 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15AC, 0x00103, {0x0, 0, 0}, {0x0, 0, 0}, {0xAAC, 0, 0}},
#endif

/* GMAC1 - rgmii1_txd1 on B2 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15A8, 0x00103, {0x0, 0, 0}, {0x0, 0, 0}, {0xAA0, 33, 0}},
#endif

/* GMAC1 - rgmii1_txd2 on C4 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15A4, 0x00103, {0x0, 0, 0}, {0x0, 0, 0}, {0xA94, 82, 0}},
#endif

/* GMAC1 - rgmii1_txd3 on C3 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15A0, 0x00103, {0x0, 0, 0}, {0x0, 0, 0}, {0xA88, 18, 0}},
#endif

/* GMAC1 - rgmii1_txc on D5 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x1598, 0x00103, {0x0, 0, 0}, {0x0, 0, 0}, {0xA70, 147, 0}},
#endif

/* GMAC1 - rgmii1_txctl on C2 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x159C, 0x00103, {0x0, 0, 0}, {0x0, 0, 0}, {0xA7C, 110, 0}},
#endif

/* GMAC1 - rgmii1_rxc on C5 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15B0, 0x40103, {0xAB0, 417, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC1 - rgmii1_rxctl on A3 - GMAC_SW1 */
#ifdef GMAC_RGMII1_MANUAL1
     {0x15B4, 0x40103, {0xABC, 156, 843}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MMC1 - mmc1_clk on W6 - MMC1 */
#ifdef MMC1_DEFAULT
     {0x1754, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_DDR_MANUAL1
     {0x1754, 0x60100, {0x618, 489, 0}, {0x0, 0, 0}, {0x620, 1355, 0}},
#endif
#ifdef MMC1_SDR104_MANUAL1
     {0x1754, 0x60100, {0x0, 0, 0}, {0x0, 0, 0}, {0x620, 892, 0}},
#endif
#ifdef MMC1_VIRTUAL1
     {0x1754, 0x601B0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL2
     {0x1754, 0x601A0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL5
     {0x1754, 0x60170, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL6
     {0x1754, 0x60160, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL7
     {0x1754, 0x60150, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MMC1 - mmc1_cmd on Y6 - MMC1 */
#ifdef MMC1_DEFAULT
     {0x1758, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_DDR_MANUAL1
     {0x1758, 0x60100, {0x624, 0, 0}, {0x628, 0, 0}, {0x62C, 0, 0}},
#endif
#ifdef MMC1_SDR104_MANUAL1
     {0x1758, 0x60100, {0x0, 0, 0}, {0x628, 0, 0}, {0x62C, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL1
     {0x1758, 0x601B0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL2
     {0x1758, 0x601A0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL5
     {0x1758, 0x60170, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL6
     {0x1758, 0x60160, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL7
     {0x1758, 0x60150, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MMC1 - mmc1_dat0 on AA6 - MMC1 */
#ifdef MMC1_DEFAULT
     {0x175C, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_DDR_MANUAL1
     {0x175C, 0x60100, {0x630, 374, 0}, {0x634, 0, 0}, {0x638, 0, 4}},
#endif
#ifdef MMC1_SDR104_MANUAL1
     {0x175C, 0x60100, {0x0, 0, 0}, {0x634, 0, 0}, {0x638, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL1
     {0x175C, 0x601B0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL2
     {0x175C, 0x601A0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL5
     {0x175C, 0x60170, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL6
     {0x175C, 0x60160, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL7
     {0x175C, 0x60150, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MMC1 - mmc1_dat1 on Y4 - MMC1 */
#ifdef MMC1_DEFAULT
     {0x1760, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_DDR_MANUAL1
     {0x1760, 0x60100, {0x63C, 31, 0}, {0x640, 0, 0}, {0x644, 0, 0}},
#endif
#ifdef MMC1_SDR104_MANUAL1
     {0x1760, 0x60100, {0x0, 0, 0}, {0x640, 0, 0}, {0x644, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL1
     {0x1760, 0x601B0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL2
     {0x1760, 0x601A0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL5
     {0x1760, 0x60170, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL6
     {0x1760, 0x60160, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL7
     {0x1760, 0x60150, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MMC1 - mmc1_dat2 on AA5 - MMC1 */
#ifdef MMC1_DEFAULT
     {0x1764, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_DDR_MANUAL1
     {0x1764, 0x60100, {0x648, 56, 0}, {0x64C, 0, 0}, {0x650, 0, 0}},
#endif
#ifdef MMC1_SDR104_MANUAL1
     {0x1764, 0x60100, {0x0, 0, 0}, {0x64C, 0, 0}, {0x650, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL1
     {0x1764, 0x601B0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL2
     {0x1764, 0x601A0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL5
     {0x1764, 0x60170, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL6
     {0x1764, 0x60160, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL7
     {0x1764, 0x60150, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MMC1 - mmc1_dat3 on Y3 - MMC1 */
#ifdef MMC1_DEFAULT
     {0x1768, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_DDR_MANUAL1
     {0x1768, 0x60100, {0x654, 0, 0}, {0x658, 0, 0}, {0x65C, 0, 0}},
#endif
#ifdef MMC1_SDR104_MANUAL1
     {0x1768, 0x60100, {0x0, 0, 0}, {0x658, 0, 0}, {0x65C, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL1
     {0x1768, 0x601B0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL2
     {0x1768, 0x601A0, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL5
     {0x1768, 0x60170, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL6
     {0x1768, 0x60160, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC1_VIRTUAL7
     {0x1768, 0x60150, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC0 - rgmii0_rxd1 on Y2 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1678, 0x60100, {0x714, 136, 1302}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC0 - rgmii0_rxd2 on V3 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1674, 0x60100, {0x720, 0, 1520}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC0 - rgmii0_rxd3 on V4 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1670, 0x60100, {0x72C, 28, 1690}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC0 - rgmii0_rxd0 on W2 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x167C, 0x60100, {0x708, 165, 1178}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC0 - rgmii0_txd0 on U6 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1664, 0x00100, {0x0, 0, 0}, {0x0, 0, 0}, {0x758, 153, 0}},
#endif

/* GMAC0 - rgmii0_txd1 on V6 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1660, 0x00100, {0x0, 0, 0}, {0x0, 0, 0}, {0x764, 35, 0}},
#endif

/* GMAC0 - rgmii0_txd2 on U7 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x165C, 0x00100, {0x0, 0, 0}, {0x0, 0, 0}, {0x770, 0, 0}},
#endif

/* GMAC0 - rgmii0_txd3 on V7 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1658, 0x00100, {0x0, 0, 0}, {0x0, 0, 0}, {0x77C, 172, 0}},
#endif

/* GMAC0 - rgmii0_txc on W9 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1650, 0x00100, {0x0, 0, 0}, {0x0, 0, 0}, {0x740, 121, 0}},
#endif

/* GMAC0 - rgmii0_txctl on V9 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1654, 0x00100, {0x0, 0, 0}, {0x0, 0, 0}, {0x74C, 60, 0}},
#endif

/* GMAC0 - rgmii0_rxc on U5 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x1668, 0x40100, {0x6F0, 451, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* GMAC0 - rgmii0_rxctl on V5 - GMAC_SW0 */
#ifdef GMAC_RGMII0_MANUAL1
     {0x166C, 0x40100, {0x6FC, 127, 1571}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* I2C1 - i2c1_scl on C20 - I2C1 */
     {0x1804, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* I2C1 - i2c1_sda on C21 - I2C1 */
     {0x1800, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* USB1 - usb1_dp on AD12 - USB1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB1 - usb1_dm on AC12 - USB1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB1 - usb1_drvvbus on AB10 - USB1 */
     {0x1680, 0x90000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* USB1 - usb_rxn0 on AF12 - USB1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB1 - usb_rxp0 on AE12 - USB1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB1 - usb_txn0 on AC11 - USB1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB1 - usb_txp0 on AD11 - USB1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB2 - usb2_dp on AE11 - USB2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB2 - usb2_dm on AF11 - USB2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* USB2 - usb2_drvvbus on AC10 - USB2 */
     {0x1684, 0x90000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* eCAP1 - eCAP1_in_PWM1_out on D1 - eCAP1 */
     {0x1570, 0x1000A, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_PRU1 - pr2_pru1_gpo1 on AA3 - PRUSS2_PRU1 */
#ifdef PRUSS2_PRU1_DEFAULT
     {0x1744, 0x1000D, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef PR2_PRU1_DIR_OUT_MANUAL2
     {0x1744, 0x1010D, {0x0, 0, 0}, {0x0, 0, 0}, {0x590, 1000, 3900}},
#endif

/* PRUSS2_PRU1 - pr2_pru1_gpi2 on AB9 - PRUSS2_PRU1 */
#ifdef PRUSS2_PRU1_DEFAULT
     {0x1748, 0x5000C, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef PR2_PRU1_DIR_IN_MANUAL2
     {0x1748, 0x5010C, {0x5AC, 1000, 3800}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef PR2_PRU1_PAR_CAP_MANUAL2
     {0x1748, 0x5010C, {0x5AC, 3700, 1877}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* INTC - nmin_dsp on D21 - MyINTC1 */
     {0x1860, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_PRU1 - pr1_pru1_gpo2 on F4 - PRUSS1_PRU1 */
#ifdef PRUSS1_PRU1_DEFAULT
     {0x157C, 0x0000D, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef PR1_PRU1_DIR_OUT_MANUAL
     {0x157C, 0x0010D, {0x0, 0, 0}, {0x0, 0, 0}, {0xB30, 0, 200}},
#endif

/* PRCM - clkout3 on C23 - MyPRCM1 */
     {0x16A0, 0x00009, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRCM - rstoutn on F23 - MyPRCM1 */
     {0x1864, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRCM - resetn on E23 - MyPRCM1 */
     {0x185C, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRCM - porz on F22 - MyPRCM1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DEBUGSS - tms on F18 - DEBUGSS1 */
     {0x1830, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - tdi on D23 - DEBUGSS1 */
     {0x1834, 0xE0000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - tdo on F19 - DEBUGSS1 */
     {0x1838, 0x20000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - tclk on E20 - DEBUGSS1 */
     {0x183C, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - trstn on D20 - DEBUGSS1 */
     {0x1840, 0x40000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - rtck on E18 - DEBUGSS1 */
     {0x1844, 0x20000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - emu0 on G21 - DEBUGSS1 */
     {0x1848, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* DEBUGSS - emu1 on D24 - DEBUGSS1 */
     {0x184C, 0x60000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* HDMI - hdmi1_data2x on AG19 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_data2y on AH19 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_data1x on AG18 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_data1y on AH18 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_data0x on AG17 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_data0y on AH17 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_clockx on AG16 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_clocky on AH16 - HDMI1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* HDMI - hdmi1_cec on B20 - HDMI1 */
     {0x17BC, 0xE0006, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* HDMI - hdmi1_ddc_scl on C25 - HDMI1 */
     {0x1808, 0x50001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* HDMI - hdmi1_ddc_sda on F17 - HDMI1 */
     {0x180C, 0x50001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MDIO - pr2_mdio_data on D14 - PRUSS2_MDIO1 */
     {0x16A8, 0xD000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MDIO - pr2_mdio_mdclk on C14 - PRUSS2_MDIO1 */
     {0x16A4, 0x0000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MDIO - pr1_mdio_data on F6 - MyPRUSS1_MDIO1 */
     {0x1594, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MDIO - pr1_mdio_mdclk on D3 - MyPRUSS1_MDIO1 */
     {0x1590, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii_mt0_clk on U5 - MyPRUSS1_MII1 */
     {0x1668, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_txen on V3 - MyPRUSS1_MII1 */
     {0x1674, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_txd3 on V5 - MyPRUSS1_MII1 */
     {0x166C, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_txd2 on V4 - MyPRUSS1_MII1 */
     {0x1670, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_txd1 on Y2 - MyPRUSS1_MII1 */
     {0x1678, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_txd0 on W2 - MyPRUSS1_MII1 */
     {0x167C, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxdv on V2 - MyPRUSS1_MII1 */
     {0x1648, 0xD000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii_mr0_clk on Y1 - MyPRUSS1_MII1 */
     {0x164C, 0xD000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxd3 on W9 - MyPRUSS1_MII1 */
     {0x1650, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxd2 on V9 - MyPRUSS1_MII1 */
     {0x1654, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_crs on V7 - MyPRUSS1_MII1 */
     {0x1658, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxer on U7 - MyPRUSS1_MII1 */
     {0x165C, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxd1 on V6 - MyPRUSS1_MII1 */
     {0x1660, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxd0 on U6 - MyPRUSS1_MII1 */
     {0x1664, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_col on V1 - MyPRUSS1_MII1 */
     {0x163C, 0xD000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii0_rxlink on U4 - MyPRUSS1_MII1 */
     {0x1640, 0xD000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii_mt1_clk on C1 - MyPRUSS1_MII1 */
     {0x1580, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_txen on E4 - MyPRUSS1_MII1 */
     {0x1584, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_txd3 on F5 - MyPRUSS1_MII1 */
     {0x1588, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_txd2 on E6 - MyPRUSS1_MII1 */
     {0x158C, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_txd1 on D5 - MyPRUSS1_MII1 */
     {0x1598, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_txd0 on C2 - MyPRUSS1_MII1 */
     {0x159C, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxdv on C4 - MyPRUSS1_MII1 */
     {0x15A4, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii_mr1_clk on C3 - MyPRUSS1_MII1 */
     {0x15A0, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxd3 on B2 - MyPRUSS1_MII1 */
     {0x15A8, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxd2 on D6 - MyPRUSS1_MII1 */
     {0x15AC, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_crs on A4 - MyPRUSS1_MII1 */
     {0x15C4, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxer on B3 - MyPRUSS1_MII1 */
     {0x15B8, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxd1 on C5 - MyPRUSS1_MII1 */
     {0x15B0, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxd0 on A3 - MyPRUSS1_MII1 */
     {0x15B4, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_col on B5 - MyPRUSS1_MII1 */
     {0x15C0, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_MII - pr1_mii1_rxlink on B4 - MyPRUSS1_MII1 */
     {0x15BC, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_UART - pr1_uart0_cts_n on G1 - MyPRUSS1_UART1 */
     {0x1560, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_UART - pr1_uart0_rts_n on G6 - MyPRUSS1_UART1 */
     {0x1564, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_UART - pr1_uart0_rxd on F2 - MyPRUSS1_UART1 */
     {0x1568, 0x5000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_UART - pr1_uart0_txd on F3 - MyPRUSS1_UART1 */
     {0x156C, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii_mt0_clk on F12 - PRUSS2_MII0 */
     {0x16B8, 0xE000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_txen on B12 - PRUSS2_MII0 */
     {0x16D4, 0xA000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_txd3 on A11 - PRUSS2_MII0 */
     {0x16D8, 0xA000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_txd2 on B13 - PRUSS2_MII0 */
     {0x16DC, 0xA000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_txd1 on A12 - PRUSS2_MII0 */
     {0x16E0, 0xA000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_txd0 on E14 - PRUSS2_MII0 */
     {0x16E4, 0xA000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxdv on G14 - PRUSS2_MII0 */
     {0x16EC, 0xC000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii_mr0_clk on A13 - PRUSS2_MII0 */
     {0x16E8, 0xE000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxd3 on F14 - PRUSS2_MII0 */
     {0x16F0, 0xC000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxd2 on A19 - PRUSS2_MII0 */
     {0x16F4, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_crs on B18 - PRUSS2_MII0 */
     {0x1724, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxer on G12 - PRUSS2_MII0 */
     {0x16B4, 0xE000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxd1 on A18 - PRUSS2_MII0 */
     {0x16F8, 0xC000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxd0 on C15 - PRUSS2_MII0 */
     {0x170C, 0xC000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_col on F15 - PRUSS2_MII0 */
     {0x1728, 0xC000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII0 - pr2_mii0_rxlink on A16 - PRUSS2_MII0 */
     {0x1710, 0xC000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii_mt1_clk on AC5 - PRUSS2_MII1 */
     {0x1774, 0x6000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_txen on AB4 - PRUSS2_MII1 */
     {0x1778, 0x2000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_txd3 on AD4 - PRUSS2_MII1 */
     {0x177C, 0x2000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_txd2 on AC4 - PRUSS2_MII1 */
     {0x1780, 0x2000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_txd1 on AC7 - PRUSS2_MII1 */
     {0x1784, 0x2000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_txd0 on AC6 - PRUSS2_MII1 */
     {0x1788, 0x2000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxdv on AC3 - PRUSS2_MII1 */
     {0x1790, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii_mr1_clk on AC9 - PRUSS2_MII1 */
     {0x178C, 0x6000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxd3 on AC8 - PRUSS2_MII1 */
     {0x1794, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxd2 on AD6 - PRUSS2_MII1 */
     {0x1798, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_crs on E17 - PRUSS2_MII1 */
     {0x1698, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxer on B19 - PRUSS2_MII1 */
     {0x172C, 0xE000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxd1 on AB8 - PRUSS2_MII1 */
     {0x179C, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxd0 on AB5 - PRUSS2_MII1 */
     {0x17A0, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_col on D18 - PRUSS2_MII1 */
     {0x1694, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS2_MII1 - pr2_mii1_rxlink on C17 - PRUSS2_MII1 */
     {0x1730, 0xE000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* MMC2 - mmc2_clk on J7 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x149C, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x149C, 0x60101, {0x1C8, 1145, 3054}, {0x0, 0, 0}, {0x1D0, 423, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x149C, 0x60101, {0x1C8, 0, 2764}, {0x0, 0, 0}, {0x1D0, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x149C, 0x60101, {0x0, 0, 0}, {0x0, 0, 0}, {0x1D0, 1062, 154}},
#endif

/* MMC2 - mmc2_cmd on H6 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x14B0, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x14B0, 0x60101, {0x360, 0, 0}, {0x364, 0, 0}, {0x368, 0, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x14B0, 0x60101, {0x360, 250, 0}, {0x364, 0, 0}, {0x368, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x14B0, 0x60101, {0x0, 0, 0}, {0x364, 759, 0}, {0x368, 72, 0}},
#endif

/* MMC2 - mmc2_dat0 on J4 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x14A0, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x14A0, 0x60101, {0x1D4, 48, 0}, {0x1D8, 0, 0}, {0x1DC, 0, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x14A0, 0x60101, {0x1D4, 1185, 0}, {0x1D8, 0, 0}, {0x1DC, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x14A0, 0x60101, {0x0, 0, 0}, {0x1D8, 640, 0}, {0x1DC, 0, 0}},
#endif

/* MMC2 - mmc2_dat1 on J6 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x14A4, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x14A4, 0x60101, {0x1E0, 0, 0}, {0x1E4, 0, 0}, {0x1E8, 0, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x14A4, 0x60101, {0x1E0, 670, 0}, {0x1E4, 0, 0}, {0x1E8, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x14A4, 0x60101, {0x0, 0, 0}, {0x1E4, 356, 0}, {0x1E8, 0, 0}},
#endif

/* MMC2 - mmc2_dat2 on H4 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x14A8, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x14A8, 0x60101, {0x1EC, 0, 0}, {0x1F0, 0, 0}, {0x1F4, 0, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x14A8, 0x60101, {0x1EC, 972, 0}, {0x1F0, 0, 0}, {0x1F4, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x14A8, 0x60101, {0x0, 0, 0}, {0x1F0, 579, 0}, {0x1F4, 0, 0}},
#endif

/* MMC2 - mmc2_dat3 on H5 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x14AC, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x14AC, 0x60101, {0x1F8, 0, 0}, {0x1FC, 0, 0}, {0x200, 0, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x14AC, 0x60101, {0x1F8, 1116, 0}, {0x1FC, 0, 0}, {0x200, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x14AC, 0x60101, {0x0, 0, 0}, {0x1FC, 435, 0}, {0x200, 36, 0}},
#endif

/* MMC2 - mmc2_dat4 on K7 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x148C, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x148C, 0x60101, {0x18C, 124, 0}, {0x190, 0, 0}, {0x194, 135, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x148C, 0x60101, {0x18C, 850, 0}, {0x190, 0, 0}, {0x194, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x148C, 0x60101, {0x0, 0, 0}, {0x190, 384, 0}, {0x194, 0, 174}},
#endif

/* MMC2 - mmc2_dat5 on M7 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x1490, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x1490, 0x60101, {0x1A4, 62, 0}, {0x1A8, 0, 0}, {0x1AC, 47, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x1490, 0x60101, {0x1A4, 1264, 0}, {0x1A8, 0, 0}, {0x1AC, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x1490, 0x60101, {0x0, 0, 0}, {0x1A8, 410, 0}, {0x1AC, 85, 0}},
#endif

/* MMC2 - mmc2_dat6 on J5 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x1494, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x1494, 0x60101, {0x1B0, 0, 0}, {0x1B4, 0, 0}, {0x1B8, 101, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x1494, 0x60101, {0x1B0, 786, 0}, {0x1B4, 0, 0}, {0x1B8, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x1494, 0x60101, {0x0, 0, 0}, {0x1B4, 468, 0}, {0x1B8, 139, 0}},
#endif

/* MMC2 - mmc2_dat7 on K6 - MMC2 */
#ifdef MMC2_DEFAULT
     {0x1498, 0x60001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef MMC2_DDR_LB_MANUAL1
     {0x1498, 0x60101, {0x1BC, 0, 0}, {0x1C0, 0, 0}, {0x1C4, 30, 0}},
#endif
#ifdef MMC2_STD_HS_LB_MANUAL1
     {0x1498, 0x60101, {0x1BC, 902, 0}, {0x1C0, 0, 0}, {0x1C4, 0, 0}},
#endif
#ifdef MMC2_HS200_MANUAL1
     {0x1498, 0x60101, {0x0, 0, 0}, {0x1C0, 676, 0}, {0x1C4, 69, 0}},
#endif

/* QSPI - qspi1_sclk on R2 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x1488, 0x10101, {0x0, 0, 0}, {0x0, 0, 0}, {0x188, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x1488, 0x10101, {0x0, 0, 0}, {0x0, 0, 0}, {0x188, 151, 0}},
#endif

/* QSPI - qspi1_rtclk on R3 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x1474, 0x50101, {0x144, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x1474, 0x50101, {0x144, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* QSPI - qspi1_cs0 on P2 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x14B8, 0x10101, {0x0, 0, 0}, {0x0, 0, 0}, {0x374, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x14B8, 0x10101, {0x0, 0, 0}, {0x0, 0, 0}, {0x374, 0, 0}},
#endif

/* QSPI - qspi1_d0 on U1 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x1480, 0x50101, {0x168, 2159, 1134}, {0x0, 0, 0}, {0x170, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x1480, 0x50101, {0x168, 0, 0}, {0x0, 0, 0}, {0x170, 0, 0}},
#endif

/* QSPI - qspi1_d1 on P3 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x1484, 0x50101, {0x174, 2135, 1085}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x1484, 0x50101, {0x174, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* QSPI - qspi1_d2 on U2 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x147C, 0x50101, {0x15C, 2121, 997}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x147C, 0x50101, {0x15C, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* QSPI - qspi1_d3 on T2 - QSPI1 */
#ifdef QSPI_MODE0_MANUAL1
     {0x1478, 0x50101, {0x150, 2149, 1052}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif
#ifdef QSPI_MODE3_MANUAL1
     {0x1478, 0x50101, {0x150, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_hsync1 on N7 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1460, 0x50106, {0x24C, 2030, 685}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_vsync1 on R4 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1464, 0x50106, {0x258, 2116, 832}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_fld1 on P4 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1470, 0x50106, {0x138, 2258, 562}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_de1 on P9 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x146C, 0x50106, {0x12C, 2133, 859}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_clk1 on N9 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1468, 0x50106, {0x120, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d0 on R6 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1440, 0x50106, {0x114, 2199, 621}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d1 on T9 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1444, 0x50106, {0x198, 1989, 612}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d2 on T6 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1448, 0x50106, {0x204, 2218, 912}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d3 on T7 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x144C, 0x50106, {0x210, 2168, 963}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d4 on P6 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1450, 0x50106, {0x21C, 2196, 813}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d5 on R9 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1454, 0x50106, {0x228, 2082, 782}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d6 on R5 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x1458, 0x50106, {0x234, 2098, 407}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* VIN4B - vin4b_d7 on P5 - CAMERA */
#ifdef VIP2_4B_MANUAL1
     {0x145C, 0x50106, {0x240, 2343, 585}, {0x0, 0, 0}, {0x0, 0, 0}},
#endif

/* MDIO - mdio_mclk on V1 - GMAC_MDIO1 */
     {0x163C, 0xC0000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* MDIO - mdio_d on U4 - GMAC_MDIO1 */
     {0x1640, 0xD0000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_ECAT - pr1_edc_sync0_out on D2 - PRUSS1_ECAT1 */
     {0x1578, 0x1000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* PRUSS1_ECAT - pr1_edc_latch0_in on E2 - PRUSS1_ECAT1 */
     {0x1574, 0x4000B, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI2 - spi2_sclk on A26 - SPI2 */
     {0x17C0, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI2 - spi2_d0 on G17 - SPI2 */
     {0x17C8, 0xD0000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI2 - spi2_d1 on B22 - SPI2 */
     {0x17C4, 0xD0000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI2 - spi2_cs0 on B24 - SPI2 */
     {0x17CC, 0xD0000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI3 - spi3_sclk on C18 - SPI3 */
     {0x1734, 0x50002, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI3 - spi3_d1 on A21 - SPI3 */
     {0x1738, 0x50002, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* SPI3 - spi3_cs0 on D17 - SPI3 */
     {0x1740, 0x60002, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* UART2 - uart2_rxd on D28 - UART2 */
     {0x17F0, 0x50004, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* UART2 - uart2_txd on D26 - UART2 */
     {0x17F4, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* UART3 - uart3_rxd on D27 - UART3 */
     {0x17F8, 0x50002, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* UART3 - uart3_txd on C28 - UART3 */
     {0x17FC, 0x10001, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}},

/* OSC0 - xi_osc0 on AE15 - OSC0 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* OSC0 - xo_osc0 on AD15 - OSC0 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* VOUT1 - vout1_vsync on E11 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15D8, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xCEC, 815, 0}},
#endif

/* VOUT1 - vout1_hsync on C11 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15D4, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xCE0, 0, 0}},
#endif

/* VOUT1 - vout1_clk on D11 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15C8, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xB9C, 1281, 497}},
#endif

/* VOUT1 - vout1_de on B10 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15CC, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xCC8, 0, 0}},
#endif

/* VOUT1 - vout1_d0 on F11 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15DC, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBA8, 379, 0}},
#endif

/* VOUT1 - vout1_d1 on G10 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15E0, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC2C, 475, 0}},
#endif

/* VOUT1 - vout1_d2 on F10 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15E4, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC68, 264, 0}},
#endif

/* VOUT1 - vout1_d3 on G11 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15E8, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC74, 421, 0}},
#endif

/* VOUT1 - vout1_d4 on E9 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15EC, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC80, 1257, 0}},
#endif

/* VOUT1 - vout1_d5 on F9 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15F0, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC8C, 432, 0}},
#endif

/* VOUT1 - vout1_d6 on F8 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15F4, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC98, 436, 0}},
#endif

/* VOUT1 - vout1_d7 on E7 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15F8, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xCA4, 440, 0}},
#endif

/* VOUT1 - vout1_d8 on E8 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x15FC, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xCB0, 81, 100}},
#endif

/* VOUT1 - vout1_d9 on D9 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1600, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xCBC, 471, 0}},
#endif

/* VOUT1 - vout1_d10 on D7 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1604, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBB4, 441, 0}},
#endif

/* VOUT1 - vout1_d11 on D8 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1608, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBC0, 461, 0}},
#endif

/* VOUT1 - vout1_d12 on A5 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x160C, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBCC, 1189, 0}},
#endif

/* VOUT1 - vout1_d13 on C6 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1610, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBD8, 312, 0}},
#endif

/* VOUT1 - vout1_d14 on C8 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1614, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBE4, 298, 0}},
#endif

/* VOUT1 - vout1_d15 on C7 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1618, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBF0, 284, 0}},
#endif

/* VOUT1 - vout1_d16 on B7 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x161C, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xBFC, 152, 0}},
#endif

/* VOUT1 - vout1_d17 on B8 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1620, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC08, 216, 0}},
#endif

/* VOUT1 - vout1_d18 on A7 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1624, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC14, 408, 0}},
#endif

/* VOUT1 - vout1_d19 on A8 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1628, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC20, 519, 0}},
#endif

/* VOUT1 - vout1_d20 on C9 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x162C, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC38, 316, 0}},
#endif

/* VOUT1 - vout1_d21 on A9 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1630, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC44, 59, 0}},
#endif

/* VOUT1 - vout1_d22 on B9 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1634, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC50, 221, 0}},
#endif

/* VOUT1 - vout1_d23 on A10 - VOUT1 */
#ifdef VOUT1_MANUAL2
     {0x1638, 0x90100, {0x0, 0, 0}, {0x0, 0, 0}, {0xC5C, 96, 0}},
#endif

/* DDR1 - ddr1_csn0 on AH23 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_cke on AG22 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ck on AG24 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_nck on AH24 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_odt0 on AE20 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_casn on AC18 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_rasn on AF20 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_wen on AH21 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_rst on AG21 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ba0 on AF17 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ba1 on AE18 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ba2 on AB18 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a0 on AD20 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a1 on AC19 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a2 on AC20 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a3 on AB19 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a4 on AF21 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a5 on AH22 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a6 on AG23 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a7 on AE21 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a8 on AF22 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a9 on AE22 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a10 on AD21 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a11 on AD22 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a12 on AC21 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a13 on AF18 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a14 on AE17 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_a15 on AD18 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d0 on AF25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d1 on AF26 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d2 on AG26 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d3 on AH26 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d4 on AF24 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d5 on AE24 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d6 on AF23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d7 on AE23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d8 on AC23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d9 on AF27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d10 on AG27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d11 on AF28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d12 on AE26 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d13 on AC25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d14 on AC24 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d15 on AD25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d16 on V20 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d17 on W20 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d18 on AB28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d19 on AC28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d20 on AC27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d21 on Y19 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d22 on AB27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d23 on Y20 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d24 on AA23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d25 on Y22 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d26 on Y23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d27 on AA24 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d28 on Y24 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d29 on AA26 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d30 on AA25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_d31 on AA28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d0 on W22 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d1 on V23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d2 on W19 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d3 on W23 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d4 on Y25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d5 on V24 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d6 on V25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_ecc_d7 on Y26 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqm0 on AD23 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqm1 on AB23 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqm2 on AC26 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqm3 on AA27 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqm_ecc on V26 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqs0 on AH25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqsn0 on AG25 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqs1 on AE27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqsn1 on AE28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqs2 on AD27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqsn2 on AD28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqs3 on Y28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqsn3 on Y27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqs_ecc on V27 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_dqsn_ecc on V28 - ddr1 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR1 - ddr1_vref0 on Y18 - ddr1 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_csn0 on P24 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_cke on U24 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_ck on T28 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_nck on T27 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_odt0 on R23 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_casn on U28 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_rasn on T23 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_wen on U25 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_rst on R24 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_ba0 on U23 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_ba1 on U27 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_ba2 on U26 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a0 on R25 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a1 on R26 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a2 on R28 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a3 on R27 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a4 on P23 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a5 on P22 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a6 on P25 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a7 on N20 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a8 on P27 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a9 on N27 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a10 on N23 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a11 on P26 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a12 on N28 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a13 on T22 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a14 on R22 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_a15 on U22 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d0 on E26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d1 on G25 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d2 on F25 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d3 on F24 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d4 on F26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d5 on F27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d6 on E27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d7 on E28 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d8 on H23 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d9 on H25 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d10 on H24 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d11 on H26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d12 on G26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d13 on J25 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d14 on J26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d15 on J24 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d16 on L22 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d17 on K20 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d18 on K21 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d19 on L23 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d20 on L24 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d21 on J23 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d22 on K22 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d23 on J20 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d24 on L27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d25 on L26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d26 on L25 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d27 on L28 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d28 on M23 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d29 on M24 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d30 on M25 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_d31 on M26 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqm0 on F28 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqm1 on G24 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqm2 on K23 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqm3 on M22 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqs0 on G28 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqsn0 on G27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqs1 on H27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqsn1 on H28 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqs2 on K27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqsn2 on K28 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqs3 on M28 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_dqsn3 on M27 - ddr2 */
     /* {NOT FOUND, 0x50000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */

/* DDR2 - ddr2_vref0 on N22 - ddr2 */
     /* {NOT FOUND, 0x10000, {0x0, 0, 0}, {0x0, 0, 0}, {0x0, 0, 0}}, */
};

#ifdef __cplusplus
#if defined(_TMS320C6X) || defined(__TI_ARM_V7M4__)
#pragma CODE_SECTION ("BOARD_IO_DELAY_CODE");
#endif
#endif
uint32_t boardPadGetSize()
{
     return (sizeof(pad) / sizeof(boardPadDelayCfg_t));
}

#ifdef BOARD_PAD_DELAY_ALT_GRP_ENABLE
#ifdef __cplusplus
#if defined(_TMS320C6X) || defined(__TI_ARM_V7M4__)
#pragma CODE_SECTION ("BOARD_IO_DELAY_CODE");
#endif
#endif
uint32_t boardAltPadGetSize()
{
     return (sizeof(altPad) / sizeof(boardPadDelayAltGpCfg_t));
}
#endif

#ifdef __cplusplus
/* Function to avoid build errors for c++ build */
boardPadDelayCfg_t dummy(void)
{
    return(pad[0]);
}
#endif

    Further, we noticed that pru1 eth0/eth1 was disabled in the existing idkAM574x_pinmux.c file.

    #if 0
        /***************************************************************************************************
        * pru1 eth 0: Not wired for default IDK
        ****************************************************************************************************

    We modified the code by enabling pru1 eth0/eth1.

    Do we need to make any other changes in the board related source files?

    Also what changes are required in the existing ICSS_EMAC_SwitchExample_idkAM574x_wSoCFile_armTestproject to run on ICSS1.

    Regards,

    Mohan

  • 0 in reply to mohan reddy
    TI__Mastermind 43296 points

    Mohan,

    The pinmux files you have updated and PRUICSS_INSTANCE_ONE should be all the changes required for enabling PRU1ETH0 and PRU1ETH1.

    Were you able to make progress?

    Regards,
    Garrett

  • 0 in reply to Garrett Ding
    Prodigy 40 points

    Hi Garrett,

    Thanks for the update.

    We are looking into the code changes.

    Further, we noticed that inside idkAM574x_ethernet_config.c file there is Board_mdioInit(void) function which will initialize the MDIO control register.

    Initialization of MDIO is done only for PRUSS2.

    We modified the code to Initialize PRUSS1 MDIO registers. Is it considerable change?

    Let us know if you find any other required changes.

    Regards,

    Mohan

  • 0 in reply to mohan reddy
    TI__Mastermind 43296 points

    Mohan,

    I don't think we have tested PRUSS1 on AM574x IDK. You are right the MDIO init should be done as for AM571x IDK in idkAM571x_ethernet_config.c.

    Regards,

    Garrett