Many DSPs in the past have supported Synchronous Burst mode for EMIF interfaces, but it is unclear if this mode is supported in this device. This mode is helpful for high-speed large contiguous data R/W operations with FPGAs interfaced to analog front-ends. Please clarify.