This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE7950: Clarification on SFDR Performance foi Low Amplitude Signals in AFE7950 ADC

Part Number: AFE7950
Other Parts Discussed in Thread: AFE7906, TSW14J57EVM,

Tool/software:

I am analyzing the specifications provided in the datasheet for the AFE7950 ADC converter, especially the SFDR values for different amplitudes of the input analog signal. As described, the ADC has an SFDR of:

- -71 dBFS for a -3 dBFS signal (frequency: 9610 MHz)
- -80 dBFS for a -13 dBFS signal (frequency: 9610 MHz)

From observing the graphs, it appears that the SFDR value improves as the amplitude of the input signal decreases, with the best SFDR value of -80 dBFS occurring for an input signal of -13 dBFS. I would like to confirm whether, for signals with amplitudes lower than -13 dBFS, the SFDR tends to become linear and remains close to the optimal value of -80 dBFS, or if there are other characteristics of the ADC's performance that we should consider for these lower amplitude signals.

The reason for this inquiry is the question of what is the smallest signal that the ADC converter can distinguish from noise, spurious, and harmonic distortions. I understand that if there is an SFDR of -80 dBFS, then a -75 dBFS signal would be distinguishable and converted by the ADC.

Thank you for your attention, and I look forward to your response.

Sincerely,
Luiz Gustavo.

  • Hi Luiz,

    Like you said, the SFDR value can improve as the amplitude of the signal decreases.

    In the datasheet section 7.12 there are plots for the in band SFDR vs input amplitude like figure 7-344. And there are also FFT plots like figure 7-486 where you can see if there are any in band spurs as they decrease the input amplitude. For this figure as an example, there is only one spur outside the DDC pass band around -85dBFS. But if you do not count that because it is outside the passband, the SFDR would be determined by the noise floor that is about -100dBFS.

    Best,

    Camilo

  • I completely understand, Camilo. However, I still have questions about the minimum amplitude value at the AD analog input that can be distinguished from noise, harmonics, and spurious signals. For instance, if I want to convert a signal centered at 9.45 GHz, what would be the minimum signal amplitude at the AD input?

    Basically, the question is about understanding the dynamic range of the AD converter for each frequency of interest. In our understanding, this could be observed by the SFDR; however, this parameter changes as the amplitude of the input signal varies. For example, would I be able to convert a -90 dBFS signal at the AD input, considering that a -85 dBFS spurious signal is outside the DDC pass band?

  • Hi Luiz,

    As long as you can distinguish your signal from the noise floor or any in band spurs, that would be the lowest signal you can detect. For example, using figure 7-486 you can see that as long as the input is higher than the noise floor around -100dBFS you will be able to tell that is there because it has been captured by the ADC. And you can also reduce the noise floor level until a certain point by taking more samples per capture.

    If this explanation does not make sense, let me know and I will try to explain it in a different way.

    How low of an input are you trying to capture?

    Best,

    Camilo

  • Your explanation makes sense, and I understand it. Although we are not certain about the smallest signal we need to capture, our application requires a total dynamic range of 120 dB.

    Given that our application requires a dynamic range of 120 dB, we have the following questions:

    1. What methods can be employed to reduce the noise floor, assuming the ADC is operating at its maximum sampling rate? Specifically, can decimation be used to reduce the noise floor? If so, what is the relationship between the noise floor reduction and the chosen decimation factor?

    2. For our application, we need to process signals within a dynamic range of 120 dB. Can the AFE7950 or AFE7906 ADC achieve this dynamic range? I assume that the internal DSA allows for a 120 dB dynamic range since signals exceeding the ADC's full scale would be attenuated (up to 25 dB). In other words, if the noise floor is -100 dBFS, does the presence of a 25 dB DSA mean we achieve a 125 dB dynamic range?

    3. What is the full-scale value for the AFE7950 and AFE7906 ADCs?

    It is crucial for our application to achieve a 120 dB dynamic range. Understanding whether the component can meet this requirement will help determine if we need to implement an STC/AGC circuit at the ADC input to enhance the system's dynamic range.

    Best Regards,

    Luiz.

  • Hi Luiz,

    1. What methods can be employed to reduce the noise floor, assuming the ADC is operating at its maximum sampling rate? Specifically, can decimation be used to reduce the noise floor? If so, what is the relationship between the noise floor reduction and the chosen decimation factor?

    To reduce the noise floor of the ADC the common methods that are used would be to either increase the number of points per capture, increase the decimation factor, average captures or combine multiple ADC channels together through summation. For example, if you keep everything the same and double the number of points per capture, you should see close to 3dB lower noise floor in power.

    1. For our application, we need to process signals within a dynamic range of 120dB. Can the AFE7950 or AFE7906 ADC achieve this dynamic range? I assume that the internal DSA allows for a 120 dB dynamic range since signals exceeding the ADC's full scale would be attenuated (up to 25 dB). In other words, if the noise floor is -100 dBFS, does the presence of a 25 dB DSA mean we achieve a 125 dB dynamic range?

    Let me check with our team internally on this, as there might be other things to consider.

    1. What is the full-scale value for the AFE7950 and AFE7906 ADCs?

    The full-scale value is given in the specification section of each datasheet. For AFE7950 is section 7.6 and for AFE7906 is section 6.5.

    Best,

    Camilo

  • Hi Camilo,

    Thank you very much for the answers. I will be waiting for the response to question 02.

    Best Regards,

    Luiz.

  • Hi Luiz,

    In regards to question 2, the answer would be yes, you can achieve a 120dB dynamic range as long as you can lower your noise floor enough through any of the methods I described in the answer to question 1 (Or multiple of of them combined) so that you can distinguish your lowest signal from the noise floor or any spurs.

    The DSA will also increase your dynamic range, however you should keep in mind that regardless of the DSA value, you should not exceed the reliability limit at the device pins. Therefore, the DSA will extend your dynamic range up to the reliability limit.

    Best,

    Camilo

  • Hi Camilo, 

    Thank you very much for answering all the questions. The doubts have been resolved, but there are still some questions we would like to know.

    Regarding the ADC performance in the presence of a multi-tone signal. The datasheet presents the SFDR graphs of a two-tone signal for multiple Ain but, on those cases, both tones have the same power.

    • What is the SFDR/spur levels of a two-tone signal where each tone has a different power?
    • How big can this difference get? We are looking at a power difference greater than 100dB where one tone would be at Ain and the other below it. How much the AD can handle by itself and how much would need to be covered by an AGC/STC.
    • The ADC spurs level/noise floor in this case will be dictated by the biggest tone?
    • What is the SFDR/spur level response of a pulse instead of a pure tone?

    The location of the spurs, is it random or can it be predicted?

    Thank you.

  • Hi Luiz,

    Please see our replies below:

    1. What is the SFDR/spur levels of a two-tone signal where each tone has a different power?
      1. It depends on the level of the tones. But it would be mainly dominated by the tone that has higher power. It should be lower than if both tones had the same power as the highest tone.
    2. How big can this difference get? We are looking at a power difference greater than 100dB where one tone would be at Ain and the other below it. How much the AD can handle by itself and how much would need to be covered by an AGC/STC.
      1. This depends on how low of a noise floor you can get so that you can distinguish your lowest signal from the noise floor or any spurs.  
    3. The ADC spurs level/noise floor in this case will be dictated by the biggest tone?
      1. The spurs will be dominated by the biggest tone. The level of your noise floor will be determined by the SNR and the process gain. Which can be lowered even more by the methods described in one of the previous replies.
    4. What is the SFDR/spur level response of a pulse instead of a pure tone?
      1. If you are talking about a sine wave pulse, the SFDR/spurs will be like if there was an input during the pulse. And they will be as if there was no input during the inactive time.
    5. The location of the spurs, is it random or can it be predicted?
      1. The location of the spurs is not random. It can be calculated and you can frequency plan to keep spurs away from your band of interest.

    Best,

    Camilo

  • Hi, Camilo.

    We are developing a direct conversion system for X-Band Radar and, for this purpose, we are considering using the AFE7950EVM + TSW14J57EVM set as an initial proof of concept. In this way, I would like to request some additional information regarding the previously mentioned set.

    1. In Table '8-5. RX Decimation Rates' of AFE7950, it mentions that the grey fields are valid modes when considering 1 DDC. However, in Table '8-15. JESD204B/C Formats for 1 DDC per RX Chain (4 RX),' it leads to the understanding that I can achieve other decimation values. For example, considering a sampling rate of 3 GSPS, is it possible to obtain, using 1 DDC per RX, an output rate of 250 MSPS (decimation factor of 12)?
    2. We are considering to use the AFE7950 converter's evaluation board due to its ability to generate signals at the radar's operating frequency. However, we are considering using the AFE7906 converter for future designs. Therefore, I would like to know if the ICs AFE 7950 and AFE 7906 both have 4 RF rated ADs, are they the same? Can we expect the same performance and features from the ADs present in the AFE7950 and in the AFE7906? Can we validate a solution using the AFE7906 by testing the AFE7950?
    3. In both cases, the ADs sample rate is 3GSPS, and rated for direct RF sampling. What are the losses we can expect when sampling in higher nyquists zones?
    4. Can we decouple the decimation from the anti-aliazing filter? Is frequency planning the only tool for making sure our signal is on the desired band after the decimation process?
    5. What is the recommended setup for validating the ADs?

    Thank you.

  • Hi Luis,

    I believe this was answered in the post below and our conversation.

    e2e.ti.com/.../afe7906-evaluation-board-afe7950evm---validation-afe7906

    Best,

    Camilo