The Sync Source Control Register (0x127 or 0x227) has four sync sources(auto-sync from SPI register write,sysref,sync_out from JESD,mem_spi_sync).
What is the difference between them? When should each sync source be used?
Are there any examples?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
The Sync Source Control Register (0x127 or 0x227) has four sync sources(auto-sync from SPI register write,sysref,sync_out from JESD,mem_spi_sync).
What is the difference between them? When should each sync source be used?
Are there any examples?
User,
If bit 0 = auto-sync from SPI register write is set, a SYNC is issued after writing to this register. See section 8.4.5.1 of the data sheet for more info regarding this one.
If bit 1 = sysref is set, every pulse of SYSREF will SYNC this register. This is required when trying to synchronize multiple DAC's.
If bit 2 = sync_out from JESD is set, after the JESD comes out of initialization this register will get synchronized.
If bit 3 = mem_spi_sync is set, when writing a "1" to bit 1 of address 0x28, this register will get synchronized. This allows the user to re-sync using software.
Regards,
Jim