• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 32 subscribers
  • Views 225 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AWR2243: 10ns imbalance requirement in cascaded system

AWR2243: 2243 cascade wave triger sync

Ray wang
Prodigy 40 points
Part Number: AWR2243

In AWR2243, when the master and slave are connected, does the MCU send the trigger signal directly to the master via SPI, and then the master triggers the trigger signal of the slave via hardware, or does the MCU send the trigger signal of the wave to the master and slave via SPI respectively?

  • +1
    TI__Expert 5170 points

    Hi Carl,

    Thanks for reaching out to us on E2E.

    In AWR2243 cascade system we have 2 devices - one master and one slave(as below figure).

    Any communication from the host processor is done via SPI to the master device. It's master's job to convey the communication to the slave devices. 

    Now the master device uses the SYNC_OUT pin for sending any trigger pulse to the slave device(red rectangle area in the figure). Slave devices as well as the master have the SYNC_IN pin that receives the pulse from the SYNC_OUT pin of the master. 

    For example - If frame trigger API is called from the host processor, then master will send the frame trigger pulse to the SYNC_OUT pin. As master and slave both have the SYN_IN pin connected, they both will receive the frame trigger pulse at the same time start framing at the same time.

    Regards,
    Anirban

  • 0 in reply to Anirban Chand
    Prodigy 40 points

    Thanks, I have another question. This is based on intra-board communication, but would it be feasible to do inter-board signalling based on two AWR2243s and connect SYNC_OUT and SYNC_IN directly externally? If it is feasible, how much error will there be in the timing?

  • 0 in reply to Ray wang
    TI__Expert 5170 points

    Hi Carl,

    I'm not aware of if it is feasible to do inter-board signalling. Let me assign this thread to our HW team, hope they'll be able to answer it.

    Regards,
    Anirban