Hi,
For the chip select(/CS), there is mentioned in LM95071 data sheet that that " The CS signal should be held high for at least one clock cycle (160 ns minimum) between communications" as below.
Is my understanding correct that this minimum high pulse width for /CS doesn't depend on the serial clock period ?
Best regards,
Kato