Hi All,
Please tell me about SPI Interface Timing of TRF7962A.
Customer is conducting 4-wire SPI communication with external MCU.
In Datasheet(slos757f) P32 6.12.6.2, "MOSI data changes on the falling edge, and is validated in the reader on the rising edge, as shown in Figure 6-17".
However, there was a case where it was impossible to write to the Register of TRF7962A by Timing of change at this time.
Is there timing information from the falling edge of SCLK until MOSI Data changes?
Attached file is contents tested by changing Timing.
Best Regards,
Takashi