This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CC2630: Reproducing a clock loss reset

Part Number: CC2630

Tool/software:

I am encountering an issue with deployed devices where it is reporting reset_src=5 which is clock loss detect. These are happening on a large number of devices on sites we know to have fairly bad power. I suspect there is also a comorbidity where unexpected soft resets are being triggered with no obvious cause (we do not engage PRCM:WARMRESET.WR_TO_PINRESET) under similar conditions, but this is exceptionally hard to prove since the same bug that didn't engage that register also clears PRCM:WARMRESET.WDT_STAT.

The difficulty is that I have never reproduced either of these in a controlled setting. What I am trying to do right now is make either of the above conditions happen due to bad power conditions. Is there a way I can coax this into happening? I haven't had any success with simply under-volting with a DC power supply.

  • Hi Daniel,

    The CC2630 has a brownout detect feature. My expectation that you'll hit brownout detect before you'll interfere with crystal operation. I suppose that if the power supply were noisy enough you could potentially violate the the power-up and power-down voltage slew rates:

    This could lead to an undefined state but I'm not sure that would result in what you're seeing. 

    Jake