• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 268 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK03328: How to decrease jitter

ttd
Mastermind 7900 points
Part Number: LMK03328

Dear Technical Support Team,

Could you suggest HINT of how to decrease jitter?

I described the ways I think.

If you have any Tips, could you tell me them?

・Appropriate  Loop filter with Webench

・Increase charge pomp current(default 6.4mA)

・Increase PFD frequency 

・Appropriate layout on board

【Implementation】

Input:100 MHz

Output: 125MHz 、266.625MHz

Target Jitter:  10ps peak to peak

 Best Regards,

ttd

  • 0
    TI__Guru* 88280 points
    Hi ttd,

    You have mentioned almost all of the key points.
    I would also suggest use a bigger phase margin, say >60deg. This will make integrated jitter smaller.
    In addition, don't forget to use a good phase noise reference clock. This clock signal will affect in-band noise.