• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 718 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How many GCLK Clock Cycles are required for MibSPI RAM Auto-Initialization to complete under WORST CASE scenario?

Pashan None
Genius 5660 points
Other Parts Discussed in Thread: TMS570LS20216

Hello Support,

Can you please tell me how many GCLK Cycles are required for MibSPI RAM Auto-Initialization to complete [ BUFINITACTIVE bit of SPIFLG Register] under WORST CASE timing?

Also, how does one determine that from TRM?

Thank you.

Regards

Pashan

  • 0
    TI__Genius 13810 points

    What is the device part number?

    Regards,

    Haixiao

  • 0 in reply to Haixiao Weng
    Genius 5660 points

    Hello Haixiao,

    It is TMS570LS20216.

    Also, please let me know which section of TRM I will find that information. 

    Thank you.

    Regards

    Pashan

     

  • 0 in reply to Pashan None
    TI__Mastermind 23000 points

    Hello Pashan,

    This type of information is typically found in the product datasheet rather than the TRM.  SPNS141F is the relevant lit number for the TMS570SL20216.  Section 2.3.5 shows the mapping of the auto initialization controls per peripheral SRAM, but this particular version does not show the execution time.  I will put in an enhancement ticket asking to include this information.

     

    I believe the auto-init timing is always the same - there is no worst case.  It is simply one peripheral clock cycle per word of SRAM implemented.  The resulting GCLK cycles would be based on the ratio of GCLK to peripheral clock in your system.

     

    Regards,
    Karl 

  • 0 in reply to KGreb
    Genius 5660 points

    Hello Karl,

    Thank you for the exact response.

    Please let me know how many clock cycles [VCLK or VCLKA] it takes for DCAN SWR bit to toggle automatically from High State to LOW State at the end of performing software reset?

    I am assuming it just clears the DCAN Register set and doesn't clear the DCAN RAM and Parity RAM areas.

    Also, if there is a worst case scenario or always constant.

    Thank you.

    Regards

    Pashan

     

  • 0 in reply to Pashan None
    TI__Mastermind 23000 points

    Hi Pashan,

    I fear I am not an expert on our peripheral design so I will defer to my colleagues.

     

    Regards,

    Karl