C667x EMIF16 Boot Asynchronous Memory Timing Requirements

Daisuke Maeda

Guru 20205 points

Could you tell me the C667x EMIF16 asynchronous memory timing requirements for the EMIF16 boot mode?

In the EMIF16 boot mode, do the registers related to timing keep those reset value?

Best regards,

Daisuke

over 12 years ago

0 Aditya over 12 years ago

TI__Expert 6815 points

Yes, the reset values will be preserved for the timing parameters in EMIF16 boot.

0 Bill Taboada over 12 years ago

TI__Mastermind 42545 points

Hi Daiske,

Yes, the registers use the reset values and operate the EMIF interface at the slowest possible rate. See the following post.

http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/t/289314.aspx

Regards, Bill

0 Daisuke Maeda over 12 years ago in reply to Aditya

Guru 20205 points

Hi Aditya,

Thank you for your reply.

Best regards,

Daisuke

0 Daisuke Maeda over 12 years ago in reply to Bill Taboada

Guru 20205 points

Hi Bill,

Thank you for your reply.

The post that you show is this post. Is not there a mistake in the address?

Best regards,

Daisuke

0 Johannes over 12 years ago in reply to Daisuke Maeda

Mastermind 6240 points

Hi,

Yeah, the link Bill posted is this post.

Maybe he was referring to this one:

http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/t/131612.aspx

Regards

0 Bill Taboada over 12 years ago in reply to Johannes

TI__Mastermind 42545 points

Opps. Guess I didn't have enough coffee yesterday. Here's the link I meant to include.

http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/p/216989/767757.aspx#767757

Regards, Bill

0 Daisuke Maeda over 12 years ago in reply to Bill Taboada

Guru 20205 points

Hi Johns and Bill,

Thank you for your reply.

Best regards,

Daisuke

Processors

Processors forum

C667x EMIF16 Boot Asynchronous Memory Timing Requirements