This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi folks/members from Ti,
why dont you give a simple differentiation between secondary and primary interrupts. kind of major differences in terms of following
1. how map them to ISRs() in terms of APIs to use, whether it is event EventCombiner_dispatchPlug or hwiIsrmap().
2. secondary or primary are they DEDICATEDLY/FIXEDLY mapped to event ids.
3. should primary can also be mapped to any event id.
4. what is the difference between GEM Interrupt, VectId and eventId
5. what is the difference between system interrupts and host interrupts.
6. any major difference between primary/secondary interrupts destined to COREPAC and TPCC0/1/Hyperlink/2 in handling?
rather than providing lengthy paragraphs [i seriously see the way documents are written and the terminologies used in the code and documents], it is better to give a kind of comparison between them.
it all adds up to confusion for end users. why dont Ti clarify on following terminologies in documents
system interrupts
host interrupts
vectids
gem interrupts
eventids
eventcombiners in .cfg files.
Thanks
RC Reddy
I agree with Reddy, a clear explanation of these terminology would be a great help!
system interrupts
host interrupts
vectids
gem interrupts
eventids
eventcombiners i
HI Xinwei,
i took this discussion a littlle far in another thread
http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/p/199563/730930.aspx#730930
if you look at the end, i have asked Ti folks to make out a presentation or a training video, rather than Community users/folks scaling great learning curves and falling back and again trying to scale learning curve. Please see if you can add more to the discussion based on your knowledge/experience/expertise.
Thanks
RC Reddy