TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 29 results View by: Thread Post Sort by
  • RE: ADS4126: Can the ADS4126 clock be provided from an FPGA PLL?

    jim s
    jim s
    0412.Clocking High Speed Data Converters - 3_17_2013.pptx Hassan, Normally it is not a good idea to use the FPGA as a clock source for the ADC. These clocks usually have poor phase noise which directly effects the performance of the ADC. See attached…
    • over 4 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: ADC3222: How to Connect CLK pin and Data pin to FPGA

    jim s
    jim s
    Resolved
    User, SYSREF has nothing to do with jitter. This is only used to synchronize multiple devices. The input clock divider allows more flexibility for system clock architecture design. This will not help with jitter. SYSREF only works if CLK DIV is set…
    • over 5 years ago
    • Data converters
    • Data converters forum
  • Answered
  • RE: LMK04828: Jitter calculation

    jim s
    jim s
    Resolved
    Clocking High Speed Data Converters - 3_17_2013.pptx Shivakant, Please see the attached document regarding your jitter question. Basically, the less jitter, the better the performance. This document will show you how to calculate the ADC performance…
    • over 5 years ago
    • Clock & timing
    • Clock & timing forum
  • RE: ADS42LB49: Clock source suggestion for the ADC

    jim s
    jim s
    Mahmoud, Most of our newer high speed ADC use clock device from the LMK family, such as the LM04828. You will need to figure out how much SNR performance you need out of the ADC. From this, you can figure out the jitter requirements of the clock source…
    • over 5 years ago
    • Data converters
    • Data converters forum
  • Answered
  • Re: Using the ADS5483EVM without a PC

    Richard Prentice
    Richard Prentice
    Resolved
    Hi, The ADS5483 does not have any registers addressable by SPI to configure the device itself, so everything for the ADS5483 EVM is configurable by jumper or solder option with no PC interaction needed. The TSW1200 Capture Card does have a register…
    • over 15 years ago
    • Data converters
    • Data converters forum
  • LVDS buffers in high speed ADCs?

    fernando henrique cardoso
    fernando henrique cardoso
    Other Parts Discussed in Thread: ADC16DV160 , ADS5483 Hello Guys We are designing an ADC FMC card with 4 channels. We intend to prototype two boards, with two different converters, one running at maximum 130 MSPS and other with maximum 250 MSPS, both…
    • over 12 years ago
    • Data converters
    • Data converters forum
  • Answered
  • Re: Interfacing ADS5400 with Virtex 6 via a FMC-ADC adapter

    Simon D.
    Simon D.
    Resolved
    Good morning... to your question / answer #2: the data is not realy multiplexed - it' is in a dual data rate format. .. As you can see below there is the timing information of the ADS5483 and ADS62P49 (both use ddr as output) . The difference…
    • over 15 years ago
    • Data converters
    • Data converters forum
  • Answered
  • Digital and Analog Ground rules for PCB Layout using ADS5485 family

    Philip Pratt
    Philip Pratt
    Resolved
    Other Parts Discussed in Thread: ADS5482 , ADS5484 , ADS5485 , ADS5481 , ADS5483 I am working on PCB design that uses high speed 16-bit ADC family from TI, Part number ADS5481, ADS5482, ADS5483, ADS5484, ADS5485 …. 1) Question 1: Is recommended to…
    • Resolved
    • over 14 years ago
    • Data converters
    • Data converters forum
  • RE: ADS54J42: ADS54J42 Schematic Review?

    jim s
    jim s
    Henry, The schematic appears to be fine. What is sourcing the clock? SNR is directly related to the phase noise of the clock. If you want better SNR, provide a cleaner clock. Regards, Jim 7737.Clocking High Speed Data Converters - 3_17_2013.p…
    • over 7 years ago
    • Data converters
    • Data converters forum
  • Answered
  • LabVIEW sub VIs for TSW1200 with ADS5486EVM

    Chang Shin
    Chang Shin
    Resolved
    Other Parts Discussed in Thread: TUSB3410 , ADS5485 , ADS6445 , ADS5483 Hi, My name is Chang Shin. I'm thinking of using ADC5485 to record my fluorescence signal. So I ordered ADS5485EVM, TSW1200EVM, hoping to develop the necessary program. …
    • Resolved
    • over 14 years ago
    • Data converters
    • Data converters forum
<>

Didn't find what you are looking for? Post a new question.

  • Ask a new question