TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel


Search tips
Showing 15 results View by: Thread Post Sort by
    Answered
  • RE: MDC buffer part number required

    SVE
    SVE
    Resolved
    I am discussing on the MDC line. Can i use an IC with part number CDCLVC1110. With this i can drive the MDC line from the processor to all the Slave devices. Plz ignore "operate independently". It is fine even if some slaves see the clock signal.…
    • over 5 years ago
    • Logic
    • Logic forum
  • RE: Reset Fanout 1 to many at 1.8V LVCMOS

    Divya jyothi
    Divya jyothi
    Hi... For my application i can't drive many device by using single output buffer, because i don't know about the parasitic and capacitances of signal lines between the devices. So I wanted to know, can i use this part CDCLVC1110 (clock buffer LVCMOS…
    • over 9 years ago
    • Switches & multiplexers
    • Switches & multiplexers forum
  • Answered
  • RE: Clock generators, how to evaluate the synchronization of all outputs?

    Alan O
    Alan O
    Resolved
    What is the single-ended LVCMOS signaling level (1.5, 1.8, 2.5, 3.3 V?) you need for your target devices? What supply rails do you prefer or have available for the clocks? For CLKGEN board, could you use the following? 8.192 MHz XO --> CDCLVC1102…
    • over 10 years ago
    • Clock & timing
    • Clock & timing forum
  • RE: Clock skew of 1:40 clock distribution

    Alan O
    Alan O
    You would just add the max output skew of the CDCLVC1104 (1st buffer stage) and the max part-to-part skew of the CDCLVC1110s (2nd buffer stage). Worst-case output skew between any 2 outputs of CDCLVC1110s: 50 ps + 0.5 ns = 0.55 ns max (assuming all…
    • over 12 years ago
    • Clock & timing
    • Clock & timing forum
  • Answered
  • Re: Low Jitter clock distribution

    Fritz
    Fritz
    Resolved
    Hello Asad, the CDCM61001 + buffer IC will be a fine solution. You didn't indicate what signaling your inputs require. Is it LVDS, CML, LVPECL, or single-ended? If it's LVDS , you could use the CDCMVD110: http://focus.ti.com/docs/prod/folders/print…
    • over 16 years ago
    • Clock & timing
    • Clock & timing forum
<

Didn't find what you are looking for? Post a new question.

  • Ask a new question