I have downloaed TLV1701 Psipce Model (rev.B) from TI website (https://www.ti.com/product/TLV1701)
Open the Pspice example project (TLV1701.opj) in the downloaded file with OrCAD capture 16.6
Run the simulation and got following error.
----------------------------------------------
.SUBCKT 4ORGATE 1 2 3 4 5 VDD VSS
E1 6 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) | (V(2)> (V(VDD)+V(VSS))/2 ) | (V(3)> (V(VDD)+V(VSS))/2 ) | (V(4)> (V(VDD)+V(VSS))/2
$
ERROR(ORPSIM-16366): Line too long. Limit is 132 characters.
--------------------------------------------------
Using model editor, I have modified 4ORGATE as below
original :
E1 6 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) | (V(2)> (V(VDD)+V(VSS))/2 ) | (V(3)> (V(VDD)+V(VSS))/2 ) | (V(4)> (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }
change :
E1 6 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) | (V(2)> (V(VDD)+V(VSS))/2 ) | (V(3)> (V(VDD)
++V(VSS))/2 ) | (V(4)> (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }
After the change, I ran the simulation and got following error
--------------------------------------------------
**** 09/03/21 13:47:06 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********
** Profile: "TLV1701-TLV1701_SIM" [ C:\Workspace\02_OrCAD\09_OrCAD Library\TLV1701\tlv1701-pspicefiles\tlv1701\tlv1701_sim.sim ]
**** CIRCUIT DESCRIPTION
******************************************************************************
** Creating circuit file "tlv1701_sim.cir"
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS
*Libraries:
* Profile Libraries :
* Local Libraries :
.LIB "../../../tlv1701.lib"
* From [PSPICE NETLIST] section of C:\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "C:\SPB_Data\lib\my_nom.lib"
.lib "nom.lib"
*Analysis directives:
.TRAN 0 100us 0
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*))
.INC "..\TLV1701.net"
**** INCLUDING TLV1701.net ****
* source TLV1701
.EXTERNAL INPUT V-
.EXTERNAL INPUT IN+
.EXTERNAL INPUT V+
.EXTERNAL INPUT OUT
.EXTERNAL INPUT IN-
V_VINN IN- 0 12
V_V+ V+ 0 24
V_V1 IN+ 0
+PULSE 11.9 12.1 0 10p 10p 10u 20u
R_R2 0 V- 1m TC=0,0
R_R3 V+ OUT 10k TC=0,0
X_U1 IN+ IN- V+ V- OUT TLV1701
**** RESUMING tlv1701_sim.cir ****
.END
WARNING(ORPSIM-15223): Library file "C:\Workspace\02_OrCAD\09_OrCAD Library\TLV1701\tlv1701.lib" has changed since index file tlv1701.ind was created.
WARNING(ORPSIM-15227): The timestamp changed from Mon Aug 02 16:49:38 2021 to Fri Sep 03 13:46:53 2021.
INFO(ORPSIM-15422): Making new index file tlv1701.ind for library file tlv1701.lib.
Index has 38 entries from 1 file(s).
**** 09/03/21 13:47:06 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********
** Profile: "TLV1701-TLV1701_SIM" [ C:\Workspace\02_OrCAD\09_OrCAD Library\TLV1701\tlv1701-pspicefiles\tlv1701\tlv1701_sim.sim ]
**** Voltage Controlled Switch MODEL PARAMETERS
******************************************************************************
X_U1.X_S1._S1 X_U1.X_S2._S2
RON 1 1
ROFF 1.000000E+06 1.000000E+06
VON 1 0
VOFF 0 1
X_U1.X_U5.X_SMID._SMID
RON 1
ROFF 1.000000E+12
VON 0
VOFF 1
X_U1.X_U5.X_SHIZ._SHIZ
RON 1
ROFF 1.000000E+12
VON 0
VOFF 1
X_U1.X_U5.X_SVOL._SVOL
RON 1
ROFF 1.000000E+12
VON 0
VOFF 1
**** 09/03/21 13:47:06 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********
** Profile: "TLV1701-TLV1701_SIM" [ C:\Workspace\02_OrCAD\09_OrCAD Library\TLV1701\tlv1701-pspicefiles\tlv1701\tlv1701_sim.sim ]
**** INITIAL TRANSIENT SOLUTION TEMPERATURE = 27.000 DEG C
******************************************************************************
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( V+) 24.0000 ( V-) 2.419E-06 ( IN+) 11.9000 ( IN-) 12.0000
( OUT) .3593 (X_U1.CMP) 2.372E-06 (X_U1.N21237) 0.0000
(X_U1.IN+BUFF) 11.9000 (X_U1.IN-BUFF) 12.0000
(X_U1.INRANGE) 2.419E-06 (X_U1.N785573) 11.9000
(X_U1.N843683) 24.0000 (X_U1.N855856) 5.399E-06
(X_U1.N856745) 1.186E-06 (X_U1.N856751) 39.66E-06
(X_U1.N857155) 39.66E-06 (X_U1.N857241) 39.66E-06
(X_U1.X_U3.VH) 0.0000 (X_U1.X_U5.1V) 1.0000
(X_U1.X_U7.1V) 1.0000 (X_U1.X_U3.OUT) 2.419E-06
(X_U1.X_U5.MID) 12.0000 (X_U1.V+_BUFFER) 24.0000
(X_U1.V-_BUFFER) 2.419E-06 (X_U1.X_U3.VMID) 12.0000
(X_U1.X_U2.N20155) 24.1000 (X_U1.X_U2.N20415) -.1000
(X_U1.X_U2.N20531) 2.419E-06 (X_U1.X_U2.N20539) -.1000
(X_U1.X_U2.N20826) 2.419E-06 (X_U1.X_U2.N20833) 2.419E-06
(X_U1.X_U2.N20840) 2.419E-06 (X_U1.X_U2.N31286) 24.1000
(X_U1.X_U3.INNNEW) 12.0000 (X_U1.X_U4.N03175) 1.186E-06
(X_U1.X_U5.X_U3.3) 23.0000 (X_U1.X_U5.X_U8.6) 0.0000
(X_U1.X_U7.N16955) 0.0000 (X_U1.X_U7.N16973) 24.0000
(X_U1.X_U7.N20310) 2.1900 (X_U1.X_U7.N20377) 36.1000
(X_U1.X_U2.X_U24.6) 2.419E-06 (X_U1.X_U5.N774212) 23.0000
(X_U1.X_U5.N774290) 23.0000 (X_U1.X_U5.N778484) .3593
(X_U1.X_U5.N778496) .3570 (X_U1.X_U5.N789513) 1.0000
(X_U1.X_U5.N850209) .0024 (X_U1.X_U5.X_U10.4) 1.0000
(X_U1.X_U7.N777140) 2.1900 (X_U1.X_U7.N777200) 0.0000
(X_U1.X_U7.X_U17.4) 0.0000 (X_U1.X_U2.X_U1.OUT2) 2.419E-06
(X_U1.X_U5.X_U7.VMID) 12.0000 (X_U1.X_U7.X_U5.OUT2) 0.0000
(X_U1.X_U2.X_U21.OUT2) 2.419E-06 (X_U1.X_U2.X_U22.OUT2) 2.419E-06
(X_U1.X_U2.X_U23.OUT2) 2.419E-06 (X_U1.X_U7.X_U13.OUT1) 24.0000
(X_U1.X_U7.X_U15.OUT2) 0.0000 (X_U1.X_U7.X_U16.OUT2) 0.0000
(X_U1.X_U5.CONTROL_HIZ) 0.0000 (X_U1.X_U5.CONTROL_MID) 1.0000
VOLTAGE SOURCE CURRENTS
NAME CURRENT
V_VINN -5.012E-09
V_V+ -2.419E-03
V_V1 -5.012E-09
X_U1.V_VOS 0.000E+00
X_U1.X_U2.V_VCMNP 0.000E+00
X_U1.X_U2.V_VCMPN 0.000E+00
X_U1.X_U2.V_VCMPP 0.000E+00
X_U1.X_U2.V_VCMNN 0.000E+00
X_U1.X_U5.V_VLOGIC 0.000E+00
X_U1.X_U5.V_V1 6.617E-24
X_U1.X_U7.V_VS_MIN_SET 0.000E+00
X_U1.X_U7.V_VS_MAX_SET 0.000E+00
X_U1.X_U7.V_VLOGIC 0.000E+00
X_U1.X_U7.V_VS_MIN_SET1 0.000E+00
TOTAL POWER DISSIPATION 5.81E-02 WATTS
Reducing minimum delta to make the circuit converge.
Reducing minimum delta to make the circuit converge.
ERROR(ORPSIM-15138): Convergence problem in transient analysis at Time = 560.0E-09.
Time step = 573.0E-21, minimum allowable step size = 1.000E-18
These voltages failed to converge:
V(X_U1.X_U5.N778484) = 977.74mV \ 359.34mV
V(X_U1.X_U5.N850209) = 620.76mV \ 2.367mV
V(X_U1.X_U5.N778496) = 975.37mV \ 356.98mV
These supply currents failed to converge:
I(V_VINN) = -6.554nA \ -4.427nA
I(V_V1) = -6.554nA \ -5.358nA
These devices failed to converge:
X_U1.X_U5.X_U3.E1
Last node voltages tried were:
NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE
( V+) 24.0000 ( V-) 2.419E-06 ( IN+) 12.1000 ( IN-) 12.0000
( OUT) .3593 (X_U1.CMP) 23.5290 (X_U1.N21237) 0.0000
(X_U1.IN+BUFF) 12.1000 (X_U1.IN-BUFF) 12.0000
(X_U1.INRANGE) 2.419E-06 (X_U1.N785573) 12.1000
(X_U1.N843683) 24.0000 (X_U1.N855856) 1.0000
(X_U1.N856745) 11.7650 (X_U1.N856751) 11.7640
(X_U1.N857155) .5000 (X_U1.N857241) .5000
(X_U1.X_U3.VH) 0.0000 (X_U1.X_U5.1V) 1.0000
(X_U1.X_U7.1V) 1.0000 (X_U1.X_U3.OUT) 24.0000
(X_U1.X_U5.MID) 12.0000 (X_U1.V+_BUFFER) 24.0000
(X_U1.V-_BUFFER) 2.419E-06 (X_U1.X_U3.VMID) 12.0000
(X_U1.X_U2.N20155) 24.1000 (X_U1.X_U2.N20415) -.1000
(X_U1.X_U2.N20531) 2.419E-06 (X_U1.X_U2.N20539) -.1000
(X_U1.X_U2.N20826) 2.419E-06 (X_U1.X_U2.N20833) 2.419E-06
(X_U1.X_U2.N20840) 2.419E-06 (X_U1.X_U2.N31286) 24.1000
(X_U1.X_U3.INNNEW) 12.0000 (X_U1.X_U4.N03175) 11.7650
(X_U1.X_U5.X_U3.3) 23.0000 (X_U1.X_U5.X_U8.6) 0.0000
(X_U1.X_U7.N16955) 0.0000 (X_U1.X_U7.N16973) 24.0000
(X_U1.X_U7.N20310) 2.1900 (X_U1.X_U7.N20377) 36.1000
(X_U1.X_U2.X_U24.6) 2.419E-06 (X_U1.X_U5.N774212) 23.0000
(X_U1.X_U5.N774290) 23.0000 (X_U1.X_U5.N778484) .9777
(X_U1.X_U5.N778496) .9754 (X_U1.X_U5.N789513) 1.0000
(X_U1.X_U5.N850209) .6208 (X_U1.X_U5.X_U10.4) 1.0000
(X_U1.X_U7.N777140) 2.1900 (X_U1.X_U7.N777200) 0.0000
(X_U1.X_U7.X_U17.4) 0.0000 (X_U1.X_U2.X_U1.OUT2) 2.419E-06
(X_U1.X_U5.X_U7.VMID) 12.0000 (X_U1.X_U7.X_U5.OUT2) 0.0000
(X_U1.X_U2.X_U21.OUT2) 2.419E-06 (X_U1.X_U2.X_U22.OUT2) 2.419E-06
(X_U1.X_U2.X_U23.OUT2) 2.419E-06 (X_U1.X_U7.X_U13.OUT1) 24.0000
(X_U1.X_U7.X_U15.OUT2) 0.0000 (X_U1.X_U7.X_U16.OUT2) 0.0000
(X_U1.X_U5.CONTROL_HIZ) 0.0000 (X_U1.X_U5.CONTROL_MID) 1.0000
**** Interrupt ****
--------------------------------------------------
How can I simulate the example ?
