• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 48 subscribers
  • Views 657 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

INA199: Asking for the design INA199 design

SHH
Mastermind 31446 points
Part Number: INA199

Hi Team,

Customer is designing INA199.

Would you please provide comment for the questions?

  1. Where is the ina199 leakage from? Is it from the internal 1Mohm resistor? If V+ has no voltage, will the leakage current path be from IN-/IN+ to V+?
  2. Which INA199 package is our recommendation if no PCB area concern?

BR,

SHH

  • 0
    Guru 140200 points

    Hi SHH,

    from the absolute maximum ratings of datasheet it appears that ESD clamp diodes are connected from the output pin to "GND" and "V+". The same seems to be valid for the "REF" pin.

    Kai

  • 0 in reply to kai klaas69
    TI__Mastermind 31830 points

    Hi SHH,

    1 The input bias current originates from the "Bias" circuit shown in below block diagram. There is no significant leakage path from input pins to V+ pin.

    2 The electrical performance is identical between the two. Here are a few thing I can think of in choosing a package - If solder inspection is required, DCK package is probably easier; I would also take footprint compatibility into consideration. It might come in handy if you need to evaluate another device.

    Regards, Guang