This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Power on circuit output has 6.5ms overshoot, do not know what caused? Please help me analyze.
电源24V-DCDC-5V 5V-LDO-3.3V
Power supply: 24 v-dcdc-5 v-ldo-3.3 V
5V-基准芯片3V-1.5V Vref
5V reference chip 3v-1.5v VREF
Hi Carl,
allow the OPAmp some time to stabilize after power-on. So a bit overshot is totally normal after power-on.
If the overshot is lasting longer, time constants formed by the Rs and Cs in the circuit can be the cause. Unfortunately, I cannot see any component values in your schematic. So it's impossible for me to give a more concrete answer :-(
C14 and C20 are dangerous. They erode the phase margin and you risk instability.
Can you post a full schematic? The more details, the more help :-)
Kai
Hi Carl,
120k and 100nF low pass filter forms a time constant of 12ms. So I think the overshot can only be decreased by decreasing this time constant.
Unfortunately, there's another issue. Your circuit isn't stable. The phase margin is only 26°:
Kai
Hi Carl,
Please let us know if you are able to implement Kai's techniques and whether they have alleviated your issue to any extent. Do you see problems at other times of operation? As Kai has mentioned, it is possible that there will be some overshoot at the output during power on. I would also recommend removing C20 and C14 and considering Kai's snubber suggestion. Capacitors tied across the inputs tend to cause stability issues.
Hi Kai,
Thank you very much for your assistance with this question!
Regards,
Daniel
Hi Carl,
One more thing I should have mentioned: once you decide on your circuit, it is a very good idea to check the stability of both stages independently to make sure both are stable.
The first stage will require a more complex procedure, as shown by Kai below. You can copy his circuit or learn more about the method from Tim Green's presentation, "Dual FB Beta_plus and Beta_minus RevD.pptx". The second stage is more simple and can be done using the method shown in TI Precision Labs on op amp stability.
Please let me know if you have any further questions on this.
Regards,
Daniel