This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DIR9001: DIR9001 and DIT4096 CLK setup

Part Number: DIR9001
Other Parts Discussed in Thread: DIT4096

Hi team,

My customer have the DIR9001 to receive a SPDIF signal and transmit that data to the DIT4096 via I2S. Then the DIT4096 outputs the SPDIF signal to some external receiver.

What is the best way to connect/setup the CLK setting on the DIT4096 in hardware mode?

  • If the DIR9001 is the source CLK for the DIT4096 (in this case using the DIR9001 SCKO pin 4), what should the CLK0 and CLK1 settings be for the MCLK on the DIT4096?
    • The DIR9001 will be in PLL mode to retrieve the CLK from the SPDIF Input

 

From the DIT4096 datasheet:

 

 

Thanks,

Connie