• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 29 subscribers
  • Views 394 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCM4222: PCM4222

Sanjeev Pandita7
Prodigy 50 points
Part Number: PCM4222

We are using PCM4222 ADC  for our new design. When we power on PCM4222,the ADC is drawing more current (VDD). The Power interface to ADC is perfect.

When ADC is in reset mode it draws negligible current.  After we come out of the Reset mode , ADC draws more current than specified.we are configuring the ADC in PCM Mode and  MCLK clk is provided.

Please advise

  • 0
    TI__Expert 5645 points
    Dear Sanjeev,
    First off, welcome to e2e!

    To better understand the problem w. device drawing higher than speced current, I would like to clarify couple of things -
    - What PCM sampling mode are you running the device in? Normal, Double speed or Quad?
    - What is your MCKI freq?
    - Can you please quantify the current drawn from the device when it comes out of the reset?

    Thanks.

    Best regards,
    Ravi
  • 0 in reply to Ravi Patil
    Prodigy 50 points
    Dear Ravi,
    we are configuring the ADC in Quad Sampling Mode.
    MCK1 Clock Feq is 8.388608 Mhz
    Analog Power(4.0 V VCC1/VCC2) are drawing current when we come out of the reset mode. Around 180ma. ( VDD 3.3 is stable)
    What could be the reason?
    is there anything we r missing in initialization before we release the reset?

    Regards,
    Sanjeev