This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team!
My customer is interested in using DAC3171 to convert digitized ultrasound data to an analog output.
They want to use a 400MHz LVDS clock from FPGA to drive the DACCLK LVPECL pair of DAC. The LVDS driver side spec is shown in Fig 1. It looks the VODIFF is not bigger enough for LVPECL. Is there clock buffer IC can be used?
The clock need to provide:
The Vpp requirement for LVPECL clock input for the DAC3171 is a minimum of 400mVpp with the input common mode being 0.5V.
Fig1. FPGA
Fig2. DAC
Best regards
Shuai
Hi Shuai,
The customer can use LCPECL driver with a resistor network to get the common mode down to 0.5V. The LMK01801 can provide LCPECL outputs.
Regards,
Jennifer