Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 184 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE62005: Does CDCE62005 can be used as the clock buffer for following application?

Shuai Fan
Genius 13451 points
Part Number: CDCE62005
Other Parts Discussed in Thread: DAC3171, LMK01801

Hi Team!

My customer is interested in using DAC3171 to convert digitized ultrasound data to an analog output.

They want to use a 400MHz LVDS clock from FPGA to drive the DACCLK LVPECL pair of DAC. The LVDS driver side spec is shown in Fig 1. It looks the VODIFF is not bigger enough for LVPECL. Is there clock buffer IC can be used? 

The clock need to provide:

The Vpp requirement for LVPECL clock input for the DAC3171 is a minimum of 400mVpp with the input common mode being 0.5V.

Fig1. FPGA

Fig2. DAC

Best regards

Shuai