In the device control register, address 0x05, the setting 11'b is shown as "reserved" for the PLL1_Mode. Can you explain the effect of using the LMH1983 in "reserved" mode. Someone on our team happened upon the fact that with one of our clock sources, the LMH1983 only locks when PLL1_Mode is set to "reserved." Thanks.