This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Ryo,
If the input exceeds VDD_IN on the input clock pins, we cannot guarantee that the PLL will remain locked.
Thanks,
Kadeem