• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 21 subscribers
  • Views 147 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE6214: I2C programming

ABHIJITH BENNY
Prodigy 40 points
Part Number: CDCE6214

Tool/software:



We are trying to bring up the CDCE6214RGE for a clock out of 100MHz 1V8 LVDS out at OUT2 and 27 MHz or 135 MHz out at OUT1.
We are using 25MHz crystal input for CDCE6214.

We are trying to configure the CDCE6214 by using I2C bus in our board.
Above is the configurations we have used.

We were trying with the Register Commit Flow method to program the EEPROM in Page 1.
We were unable to get the desired output.
Below is the hex values for the registers.

CLK_27_101_othr_off.txt
Fullscreen
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
R85 0x00550000
R84 0x00540000
R83 0x00530000
R82 0x00520000
R81 0x00510004
R80 0x00500000
R79 0x004F0208
R78 0x004E0000
R77 0x004D0000
R76 0x004C0008
R75 0x004B0008
R74 0x004AA181
R73 0x00493000
R72 0x00480006
R71 0x00470000
R70 0x00460008
R69 0x0045A181
R68 0x00443000
R67 0x00430006
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

  • 0
    TI__Mastermind 18380 points

    Abhijith,

    Please note the acceptable VCO frequency range for the device in TICS Pro. In the VCO block, the acceptable frequency range is 2335MHz to 2625MHz. The frequency that you have here for the VCO is 810MHz. Increase this to 2430MHz by tripling the feedback divider to 97.2, then recalibrate the PLL.
    Similarly, your output divider values will also need to be tripled.

    Thanks,

    Kadeem