This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LMK04616: About PLL1 RDIV reset and PLL1 NDIV reset

Part Number: LMK04616

Hi all,

I attach the TICSpro log data below.
This is the log data after loading tcs file. 
You can see that PLL1 RDIV reset and PLL1 NDIV reset is run a few time.
Is this step necessary?

When CLKIN is instability I set PLL1 register, PLL1 is unlock. However I reset it at PLL1_RDIV_SWRST or CLKIN_SWRST, PLL1 is locked.

Wrote Register R0x56 as 0x00 560A
Wrote Register R0x56 as 0x00 560A
Wrote Register R0x1B as 0x00 1B00
Wrote Register R0x1C as 0x00 1C10
PLL1 RDIV reset
Wrote Register R0x57 as 0x00 5710
Wrote Register R0x1D as 0x00 1D00
Wrote Register R0x1E as 0x00 1E10
PLL1 RDIV reset
Wrote Register R0x57 as 0x00 5710
Wrote Register R0x1F as 0x00 1F00
Wrote Register R0x20 as 0x00 2078
PLL1 RDIV reset
Wrote Register R0x57 as 0x00 5710
Wrote Register R0x21 as 0x00 2100
Wrote Register R0x22 as 0x00 2278
PLL1 RDIV reset
Wrote Register R0x57 as 0x00 5710
Wrote Register R0x61 as 0x00 6100
Wrote Register R0x62 as 0x00 6204
PLL1 NDIV reset
Wrote Register R0x57 as 0x00 5718
Wrote Register R0x11 as 0x00 1101
Wrote Register R0x11 as 0x00 1100
Wrote Register R0x57 as 0x00 5710
Wrote Register R0x57 as 0x00 5700
Wrote Register R0x14 as 0x00 1401
Wrote Register R0x14 as 0x00 1400
Wrote Register R0x14 as 0x00 1402
Wrote Register R0x14 as 0x00 1412
Wrote Register R0x14 as 0x00 1402
Wrote Register R0x14 as 0x00 1402
Wrote Register R0x14 as 0x00 1412
Wrote Register R0x14 as 0x00 1402
Wrote Register R0x14 as 0x00 1402
Wrote Register R0x14 as 0x00 1412
Wrote Register R0x14 as 0x00 1402
Wrote Register R0x14 as 0x00 1402

Best Regards,
Sho

  • Hello Ogane-san
    It is not necessary to issue the Divider resets each time. You can complete the PLL1 configuration and then issue divider reset one time.
    Log file shows you the implementation in the TICSpro where divider reset is executed each time you change any PLL1 divider.
    Best regards
    Puneet