This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVD1204: CDCLVD1204

Part Number: CDCLVD1204

We are using CDCLVD1204 of TI for buffer in our design, While doing clock characterisation of the board, we got stuck due to unavailability of data in datasheet. We requires few inputs from your end in order to complete the task.

It would be great if you can help us by providing the following data for both kind of signals (LVPECL and LVDS) for the above mentioned device:

 

  1. Input clock voltage swing.
  2. Input clock duty cycle.
  3. Input clock rise time and fall time.
  4. Output clock voltage swing.
  5. Output clock duty cycle.
  6. Voh (min.) and Vol (max).

  • I checked internally but unfortunately we do not have further information than what is provided in the datasheet:

    1. Input clock voltage swing is given as VIN, DIFF from 0.3Vpp to 1.6Vpp
    2. Pulse skew tSK,P is given and can be used to exrapolate output duty cycle
    3. Input edge rate is defined as ΔV/ΔT for differential and sid=ngle-ended inputs
    4. Output voltage swing is defined as |VOD|
    5. See #2
    6. VOD and VOC(ss) are provided and can be used to extrapolate VOH and VOL 

    I hope this information helps

    Kind regards,
    Lane