Input clock rise time requirement to archive no more than 71fs RMS jitter specified in the data sheet.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Input clock rise time requirement to archive no more than 71fs RMS jitter specified in the data sheet.
Minimum input slew rate is specified at 1.5V/ns in datasheet table 6.5, 6.6
Kind regards,
Lane