This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM6208V2G: CDCM6208V2G

Part Number: CDCM6208V2G

I use CDCM6208V2RGZR to generate clock for TMS320TCI6638.   CDCM6208V2RGZR 's input is 25MHz crystal connecting to PRI_REFP/N.

Two CDCM6208V2RGZR's output is 122.88MHZ for Y0/Y2,100MHz for Y5/Y6, 156.25MHz for Y7 in first, and second are 125MHz for Y2/Y3 and 100MHz for Y5/Y6/Y7.

When I power on, all frequency are correct but the all frequency will drop to about 94% after about 30 second. 

I use oscilloscope to observe the output frequency ,the waveform is very stable in spite of the wrong frequency .

I configure status pin is PLL_LOCK,status0 pin is NOT  PULL UP.

I  measure the CDCM6208V2RGZR's power ,and it is 3.35V.  I think  power is  OK.

I  use 5M2210ZF256I5N  to control the CDCM6208V2RGZR with SPI, the VHDL code I using is OK because I use the same code to control CDCM6208V2RGZR of other board generate clock frequency successfully.

Two boards are same schematics but the layout is a little different.

Please help me.