This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hellow
I Request Configuration Files for ADS54J42 Device.
LMFS : 4211 & 4244
Sampling Rate : 600MSPS.
Decimation : Not Use.
Best Regards.
Louis,
The files are attached.
Regards,
Jim
Low Level ADS54J42_LMF_4244.cfgLow Level ADS54J42_LMF_4211.cfg
Hi jim
Thank you so much.
This is ADS54J42 Test Source.
set5469(sel,0x000000,0x81); // Total Reset (self clearing)
set5469(sel,0x800059,0x20); // PERF MODE set
set5469(sel,0x6800f7,0x01); // Digital Reset(self clearing)
set5469(sel,0x680041,0x00); // DEC_En, DecFilt Mode(Lowpass Filter)
set5469(sel,0x68004D,0x00); // DEC Enable
set5469(sel,0x680052,0x80); // Dx_bus Enable, LSB Digital Gain Enable
set5469(sel,0x680072,0x08); // Dx_BUS Enable
set5469(sel,0x68004B,0x00); // 2' complement
set5469(sel,0x680000,0x00); // After Digital Configuration, Reset Togle '0' --> '1' --> '0'
set5469(sel,0x680000,0x01); // After Digital Configuration, Reset Togle '0' --> '1' --> '0'
set5469(sel,0x680000,0x00);
set5469(sel,0x6A0016,0x02); // JESD PLL MODE(20X/40X) Mode
set5469(sel,0x6A001F,0x80); // Software fix 2016-11-17 오후 3:33:04 ti recommand code
set5469(sel,0x6A0000,0x08); // Software fix 2016-11-17 오후 3:33:06 ti recommand code
fpga_set_spi(sel,0x400501); //set this to do only one channel write
fpga_set_spi(sel,0x600820); // only for channel A
fpga_set_spi(sel,0x400500); // clear to broadcast writes to both channels
set5469(sel,0x690001,0x02); // 4Lane Mode
set5469(sel,0x690000,0x80); // JESD Digital, K_en, TestEn, FILP ADC Etc
set5469(sel,0x690005,0x80); // Scramble Enable
set5469(sel,0x690006,0x0F); // JESD Digital, MultiFrame(K) Set
set5469(sel,0x690031,0x0A); // JESD MODE(20X/40X)
set5469(sel,0x690032,0x0A); // JESD DB bus Reordera
Please Check the Source for 4244 mode.
Best Regards
Louis,
I am unclear on what you are asking for. Can you be more specific? What is this test source you are showing? Is there an issue with it?
Regards,
Jim
Louis,
Are they testing with a TI ADS54J42EVM or a custom board? What sample rate are they using? What frequency is SYSREF? What FPGA are they using? What are the issues?
Regards,
Jim
Hi Jim
My Customer is Testing with the config file your sent.
I Check the testing results.
I will request you again when an issue occur.
thank you.
Regards.