This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB953-Q1: The Power-Up Sequencing of DS90UB953-Q1

Part Number: DS90UB953-Q1

The spec of  DS90UB953-Q1 is get from https://www.ti.com.cn/lit/ds/symlink/ds90ub953-q1.pdf?ts=1646917399807&ref_url=https%253A%252F%252Fwww.ti.com.cn%252Fproduct%252Fcn%252FDS90UB953-Q1%253FkeyMatch%253D953.

From the spec, there is a Hard Reset  on PDB pin in "9.1 Power-Up Sequencing". Is this timing strictly observed?

From the "9.1.1 System Initialization ", there is no "Hard Reset" on PDB pin. What is the relationship between "9.1 Power-Up Sequencing" and "9.1.1 System Initialization "?

  • Hello,

    9.1 is trying to convey multiple things and it can be confusing.  We are trying to show that VDD18 should come up T1 seconds before PDB.  We are also trying to convey that if PDB is pulled low for any reason, it needs to be low for at least T3 seconds.  So, there is no reset during the typical power-up sequence.

    Regards,

    Nick