• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 32 subscribers
  • Views 453 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS25BR150: convert mipi csi-2 signals to lvds

? ?
Prodigy 120 points
Part Number: DS25BR150

Hi ti team,

  I try to use DS25BR150 to convert MIPI CSI-2 signals to LVDS on the FPGA without native MIPI D-PHY IO support. For HS of MIPI CSI-2, it meets DS25BR150's datasheet. For LP of MIPI CSI-2, with its 1.2V swing, I am npt sure whether meet the max. |VID| = 1V in DS25BR150's datasheet.

  LP does not need to be convert by DS25BR150 and is going to connect to FPGA directly or with single ended level shift. I am just worried about if 1.2V swing can damage DS25BR150's IN+ and IN-.

  Looking forward to ti team's check.   

  • 0
    TI__Guru*** 149805 points

    Hi,

    The DS25BR150 can't support MIPI CSI-2 to LVDS and unfortunately we do not have a MIPI CSI-2 to LVDS solution in our product portfolio. The 1.2V won't damage the part since the absolute max rating for the LVDS part is -0.3V to 4V. 

    But the DS25BR150 does not have a LP RX to support the transition of LP state to HS state.

    Thanks

    David

  • 0 in reply to David (ASIC) Liu
    Prodigy 120 points

    Hi David,

       Thanks to your quick reply.

       For LP, it connects to FPGA as shown:

     So that, LP does not need to be convert by DS25BR150. DS25BR150 is used to only shift MIPI HS electric level to LVDS level of FPGA side.

     During LP status when MIPI output, LP_P, LP_N will be such as 11,01,00 to enter HS mode. When in 01 code, does DS25BR150 consider it as |VID| which excess max. 1V in datasheet?

  • +1 in reply to ? ?
    TI__Guru*** 149805 points

    Hi,

    VID = VIA - VIB, so with 1.2V LP, yes, you will exceed the 1V VID which will be outside of absolute max rating. 

    I am also worried about your HS signal integrity when you try to split the signal into the DS25BR150 and FPGA. The MIPI is not intended to drive two inputs.

    Again, the DS25BR150 is not the right solution for MIPI CSI-2 to LVDS.

    Thanks

    David