• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 32 subscribers
  • Views 127 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DP83867CS: About the SGMII DC Specification

DP83867CS: Absolute Maximum Ratings for SGMII RX DC Characteristics

user6236094
Intellectual 310 points
Part Number: DP83867CS


Hi,Team

I am looking for DC and UI specification, or Mask for the DP83867CS SGMII.
I found the answer in the thread below.

https://e2e.ti.com/support/interface-group/interface/f/interface-forum/921602/dp83867is-dp83867is-dp83867is-sgmii-dc-specification

Please tell us more about the above SGMII DC specs.

[Question 1]
I checked the datasheet, but the SGMII_RX pins (SGMII_SIP, SGMII_SIN)
There was no mention of absolute maximum ratings.
What are the absolute maximum ratings for the DP83867CS SGMII INPUT pins (SGMII_SIP, SGMII_SIN)?

[Question 2]
Please tell me the lower and upper limits of the Vdiff input of the SGMII INPUT of the DP83867CS.
Will it be 800mV, which is the upper limit of the mask specification in the above diagram for SGMIIINPUT of the DP83867CS?
However, if it conforms to CISCO's SGMII specification, the Vi, Input Voltage range will be 675mV-1725mV,
so I think the upper limit of the mask will be (1725mV - 675mV) = +/- 1050mV.

[Question 3]
Are the DP83867CS eye width specifications 0.25UI and 0.55UI in the above diagram?

[Question 4]
We are connecting an AC Coupled Capacitor to the SGMII LINE.
What is the common mode voltage value for the SGMII RX lines inside the DP83867 PHY device?