• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 138 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI86-Q1: MIPI®︎ DSI to eDP™︎ Bridge

Doyun Kim
Prodigy 10 points
Part Number: SN65DSI86-Q1

I 'm going to select the part for MIPI to eDP

The LCD to be used has the following specifications.

-. 3840x2160 resoluton, eDP 1.4 interface, 10bit Color Depth, min 350nit @SDR,  HDR1000

so. I want an IC that supports the features below

   -.Suitable for 60 fps 4K 4096 × 2304 resolution at 24 bpp color(RGB888)

  • 0
    TI__Guru*** 149885 points

    Hi,

    The SNx5DSI86 (aka DSI86) resolution limitation is determined by its 1.5 Gbps (max) per lane supported DSI datarate. With 8 DSI lanes operating at 1.5Gbps, the maximum supported video stream rate is 12 Gbps. The 3840 x 2160 at 60Hz 24bpp resolution would require a minimum of ~1.8 Gbps per lane datarate. The DSI86 can not support 3840 x 2160 at 60Hz 24bpp because the required DSI bandwidth is greater than what DSI86 can support. The DSI86 can support 3840 x 2160 at 60Hz 18bpp. But to support this resolution the DSI source must use DSI datatype 0x1E (18-bit RGB-666 packed format).

    Thanks

    David