• State TI Thinks Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 233 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75LVCP601EVM: CS2298580: SN75LVCP601EVB Board feasibility with Xilinx FPGA board & SATA cable requirements.

devaraj Y J
Prodigy 10 points
Part Number: SN75LVCP601EVM
Other Parts Discussed in Thread: SN75LVCP601,

    We have in-house developed SATA Host IP ported on standard off-the shelf Xilinx FPGA platform. we use GTY transceiver configured for SATA PHY applications. currently we see link errors when we connect the SATA Host with the Analyzer, in order to overcome this issue, we plan to use the SATA re-driver SN75LVCP601 Eval Module between SATA Host & SATA analyzer.

  1.  We are looking to buy "SN75LVCP601 Eval Module", before purchasing we want to check once with the TI Technical Team, can we hook up TI SATA re-driver with SATA Host IP ported on Xilinx FPGA has I/O voltage 1.8 volts. Please comment if any feasibility issues & advice on this? 
  2.  SATA Host FPGA uses FMC to SATA adapter daughter card exposes the SATA 7pin male connector & Viavi SATA analyzer is exposed with SATA 7pin female connector, please suggest SATA cables to be used in order to connect the SN75LVCP601 Eval Module with SATA Host & Analyzer.
  • 0
    TI__Guru* 91440 points

    Greetings,

    1). Yes we can connect to t a SATA drive however i am not aware of the FPGA SATA pin assignment. Suggestion is please take a look at the SN75LVCP601EVM user guide and match against your FPGA connector. Please note link to the user guide:

    https://www.ti.com/lit/ug/sllu211/sllu211.pdf?ts=1712968659325&ref_url=https%253A%252F%252Fwww.ti.com%252Ftool%252FSN75LVCP601EVM

    2). Any SATA cable to FPGA as long as it matches CN1 and CN2 pin assignment to your FPGA. I think the main issue is the SATA pin assignment on the FPGA side.

    Regards, Nasser

  • 0 in reply to Nasser Mohammadi
    Prodigy 10 points

    Hi Nasser,

    Thanks for your response. 

    FPGA side we expose the connector with standard SATA 7 pin male type using Xilinx XM104 FMC to SATA adapter daughter card, with this setup we able to interop with Hard disk, Read/write operation works fine. now we are looking for cable's requirements to connect via TI re-driver. PF the attached snapshot for the setup details for your reference.

  • 0 in reply to devaraj Y J
    Prodigy 10 points

    Hi Nasser,

    With the Third-party hard disk drive above setup works fine but with analyzer/U-Link we see link quality is not good, PF the attached Analyzer/U-Link setup screen shot your reference.

    PF the below snapshot shows complete setup image with TI redrive EVM board, we have planned to connect SATA Host (FPGA) & U-Link/Analyzer via the TI re-driver EVM board. Please comment if any issues, when we connect as below.

    Regards,
    Devaraj

  • 0 in reply to devaraj Y J
    TI__Guru* 91440 points

    Hi Devaraj,

    I am assuming with this 3rd party drive SN75LVCP601EVM is in between. Given this works, i am thinking we may need to optimize EQ DEW settings so it can work with the analyzer. It is best to start with lowest settings and increase as needed.

    Regards, Nasser 

  • 0 in reply to Nasser Mohammadi
    Prodigy 10 points

    Hi Nasser,

    Yes, your correct SN75LVCP601EVM will be in between 3rd party SATA Hard disk (or) U-link SATA explorer. Thanks for confirming the setup is ok to go ahead. I have to purchase necessary SATA cables to validate further. Please suggest any certified SATA cables to be used, Pl refer to the image-3 requirements.

     thanks for your inputs, initially we will try EQ DEW settings and get back.

  • 0 in reply to devaraj Y J
    TI__Guru* 91440 points

    Hi Devaraj,

    Please discuss with Molex or Amphenol regarding certified SATA cable. Unfortunately i am not aware of this.

    Sure please start with lowest setting for EQ and then increase as needed. Once you sweep through EQ settings then enable DE to provide additional signal conditioning. It would be good to not use or use minimum DE settings since this may interfere with the receiving end equalization.

    Regards, Nasser

  • 0 in reply to Nasser Mohammadi
    Prodigy 10 points

    Hi Nasser,

    Thanks for your inputs, i will check with Molex and Amphenol. 

    rgds,
    Devaraj