• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 1039 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK2541 LCKREFN function

Gibran Limi Jaya
Prodigy 20 points
Other Parts Discussed in Thread: SN65LVDS301, SN65LVDS302

Hi,

I have several queries with regard to TLK2541 LCKREFN function.

Due to some restrictions which may cause my serial data to not toggle frequently enough, we have to send it over a serial channel together with its clock. Hence, we do not actually want the CDR function of TLK2541. Is it possible for us to use the LCKREFN function and feed the clock to the REFCLK pin of TLK2541 (after a frequency division, of course)? Will the deserializer of TLK2541 totally bypass its CDR function?

Actually, is there a deserializer product out there that accepts clocked serial data?

Thank you very much :).

  • 0
    TI__Mastermind 20820 points

    Hi Gibran,

    I do not think that disabling the LCKREFN function is going to help here because the CDR still needs to track the phase of the incoming data and disabling the LCKREFN function will disable this operation.


    Can you give me a block diagram of what the system will look like. Based on you description I assumes you are have a certain number of bits and a clock to send over some media and you would like serialize that using the TLK2541. Are you wanting to embed the clock to ensure transition density in the data so that the CDR can recover a clock properly? Or can you run the clock along side the serialized data on a parallel differential pair? Do you think devices such as the SN65LVDS301/302 could work for your situation? These are general purpose SerDes that can be used to serialize/deserialize your data and ship a synchronous clock in parallel with it.

  • 0 in reply to Michael Peffers
    Prodigy 20 points

    Hi Michael,

    Thank you very much for your reply and suggestion. I have not gone through the specs of SN65LVDS302 in details but it seems that its speed is insufficient for us.

    The block diagram looks like this:

    The clock runs in GHz range (depending on available components, the higher the better). Since the input signal is arbitrary, the data may not toggle for a long period of time.

    I hope this makes my intent to use the LCKREFN function clearer. If by using the LCKREFN feature we can disable the CDR function of TLK2541 (hence, TLK2541 will function just like SN65LVDS302), it is actually a good news for us.

    Thank you very much once again.

    Best regards,

    Gibran Limi Jaya