This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPD2E2U06-Q1: When the recommended layout can not be done

Part Number: TPD2E2U06-Q1
Other Parts Discussed in Thread: TPD1E05U06-Q1

Hi All,


My customer plans to evaluate this IC on prototype board for ESD protection of Ethernet.

But, it can not be mounted in recommended pattern for layout reasons.

Is there any effect on the characteristics when using two ICs in the following way ?

Connect differential signal A to IO1 of IC1 and differential signal B to IO1 of IC2.

Each IO2 are NC.

Best Regards,

Koji Hayashi