• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 1128 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS250DF210: PRBS Pattern Gen/Chk

DS125DF1610: PRBS Generation with 10G/16 (644.35125MHz clock) input

Jack Wallace
Prodigy 80 points
Part Number: DS125DF1610
Other Parts Discussed in Thread: DS250DF210, SIGCONARCHITECT, USB2ANY

Hello,

About a year ago, I asked a question about the DS250DF210 Generating a PRBS stream from a 10Gig/16 or 644.53125MHz clock input.  We were successful with the DS250DF210, however we are having difficulty in achieving a PRBS data stream out of the DS125DF1610.  We have a signal detected on the channel we want to generate a PRBS but cannot achieve lock to the incoming clock. 

We were also successful at generating a PRBS stream from a device with no input signal.  This is less desirable as we must touch undefined registers and reverting back to a normally working CDR Channel is problematic.

Can you provide some insight where we might look for configuration issues with the DS125DF1610?

-Jack

  • 0
    TI__Guru* 93670 points
    Hi Jack,
    1). Please let me know at what data rate do you want to generate PRBS pattern.
    2). Please let me know your clock frequency.
    3). Do you have access to the USB2ANY box so we can control the device? We also need to use SigconArchitect GUI to check PRBS generation operation.
    Regards,,nasser
  • 0 in reply to Nasser Mohammadi
    Prodigy 80 points

    Hi Nasser,

    1. We're trying to generate a 10.3125 Gbps PRBS-31 pattern.

    2. Our input clock frequency is 644.53125 MHz clock (10.3125 Gbps/16)

    3. Our Devices are embedded in our system that uses an embedded NXP Processor and an FPGA to convert Parallel bus transactions to SMBus Accesses to the CDRs.  We can provide Teamviewer access to our GUI to allow you register access.

    Additional Information:

    We can generate a 10G PRBS Pattern if the input signal is a 10G signal.  We are able to connect up a PRBS Tester to our DS125DF1610s and configure them to generate a 10G PRBS that is passed through a 12.5G cross-point switch and driven off card and received at the PRBS tester without error.  However, we'd like to generate our own on-board PRBS with a 644.53125MHz clock signal.  The clock source is an LVDS XO and passed through a MUX and then on to a 12.5G cross-point switch before being routed to the CDR.

    The Mux is a SY58017UMG CML Mux from Microchip.

    -Jack

  • 0 in reply to Jack Wallace
    TI__Guru* 93670 points
    Hi Jack,

    I was able to set this up in the lab. I used the same clock frequency and was able to generate prbs31 pattern(you can select other prbs patterns as well). Please refer to the following FAQ that just got generated so other users would have access to this as well. Please let me know if there is a question.
    e2e.ti.com/.../2944514

    Regards,,nasser