Hi,
In my design , the TUSB1210-Q1 is in output clock configuration mode,so how long can I deassert reset signal after VDDIO/VDD18 is ok? just as the following picture described.
Thank you.
Best Regards.
Gavin
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
