Hi team,
Could you please share some information about how to configure the 0x03, 0x3a.0x40 for the CTLE? Do we have some reference code or the register map can share? Thanks.
The left side is good configuration, the right side is bad configuration.