TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    ISO5452: What is the minimum pulse width of H level signal and L level signal at IN+/IN-? 0 Locked

    630 views
    2 replies
    Latest over 7 years ago
    by Kazuya Nakai59
  • Not Answered

    SN65DSI85: Interface 2 LVDS display with single MIPI DSI output 0 Locked

    442 views
    1 reply
    Latest over 7 years ago
    by Joel Jimenez0
  • Suggested Answer

    TUSB4041PAPEVM: Were can I get the Microsoft Windows based EEPROM utility and Windows drivers for the TUSB4041 EEPROM Programming interface (with VID 0451 and PID 80FF)? 0 Locked

    2853 views
    7 replies
    Latest over 7 years ago
    by Jorge Llamas (SWAT)
  • Suggested Answer

    Does TI has any CVBS Video splitter with amplifier 0 Locked

    1356 views
    1 reply
    Latest over 7 years ago
    by Jeffery Pfarr
  • Answered

    UCC21225A: as one low side driver only 0 Locked

    484 views
    1 reply
    Latest over 7 years ago
    by Don Dapkus
  • Answered

    TFP410: Can the TFP410 be used as a Flat Panel to DVI/HDMI interface chip? 0 Locked

    1058 views
    3 replies
    Latest over 7 years ago
    by Joel Jimenez0
  • Suggested Answer

    SN65DSI83: MIPI DSI to YUV (RGB) Bridge Solution 0 Locked

    4717 views
    10 replies
    Latest over 7 years ago
    by Joel Jimenez0
  • Suggested Answer

    SN65DP159: about SN65DP159 0 Locked

    420 views
    1 reply
    Latest over 7 years ago
    by Francisco Javier Zamudio
  • Suggested Answer

    XIO2001: XIO2001 connection issue. 0 Locked

    1987 views
    10 replies
    Latest over 7 years ago
    by Kz777
  • Suggested Answer

    Linux/DP83867IR: Does DP83867IR compatible with winCE? 0 Locked

    524 views
    1 reply
    Latest over 7 years ago
    by Geet Modi
  • Suggested Answer

    TUSB422: TUSB422 EVM with MSP432P401R 0 Locked

    1587 views
    9 replies
    Latest over 7 years ago
    by Mihail K
  • Answered

    TUSB1210: UTMI to ULPI wrapper 0 Locked

    3327 views
    2 replies
    Latest over 7 years ago
    by Danababu Chennuri
  • Suggested Answer

    TMDS171: TMDS differential pair external termination inputs 0 Locked

    620 views
    3 replies
    Latest over 7 years ago
    by Francisco Javier Zamudio
  • Suggested Answer

    TUSB9261-Q1: Questions about the specification of TUSB9261-Q1 0 Locked

    455 views
    1 reply
    Latest over 7 years ago
    by Roberto Diaz
  • Suggested Answer

    Linux/TUSB3410: how to control GPIO interface 0 Locked

    1038 views
    7 replies
    Latest over 7 years ago
    by Jorge Llamas (SWAT)
  • Suggested Answer

    TUSB8041A: Best way to achieve a 5 port (or more) USB 3.0 HUB ? 0 Locked

    594 views
    1 reply
    Latest over 7 years ago
    by Jorge Llamas (SWAT)
  • Answered

    SN65DSI83: AM3359 Parallel -> LVDS -> MIPI-DSI Solution? 0 Locked

    696 views
    2 replies
    Latest over 7 years ago
    by stomp
  • Not Answered

    HD3SS3220: TUSB320, HD3SS3220 Schematics and footprints 0 Locked

    502 views
    1 reply
    Latest over 7 years ago
    by Luis Omar Moran
  • Suggested Answer

    TLK6002: Can the device support 3G~6G and support 66/64 encode method, if you have other suggest device, please recommend. 0 Locked

    659 views
    1 reply
    Latest over 7 years ago
    by Dennis Wu
  • Suggested Answer

    TLK2201BI: SYNC Problem 0 Locked

    587 views
    1 reply
    Latest over 7 years ago
    by Dennis Wu
<>