TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Answered

    TPD6S300: How to disconnect C_CCx and CCx 0 Locked

    191 views
    3 replies
    Latest 8 months ago
    by Chuck Branch
  • Answered

    TCA9548A: TCA9548A:Regarding the I2C low level 0 Locked

    326 views
    7 replies
    Latest 8 months ago
    by Clemens Ladisch
  • Suggested Answer

    TCA9509: Right part selection 0 Locked

    165 views
    2 replies
    Latest 8 months ago
    by Clemens Ladisch
  • Answered

    TCAN1043A-Q1: TCAN1043A-Q1 INH behavior with low VSUP 0 Locked

    198 views
    2 replies
    Latest 8 months ago
    by Kenneth Lee
  • Not Answered

    DP83867IR: Reset Pulse duration 0 Locked

    309 views
    9 replies
    Latest 8 months ago
    by Evan Mayhew
  • Suggested Answer

    MAX3221: Extreme cable length driver 0 Locked

    250 views
    4 replies
    Latest 8 months ago
    by Ethan Sempsrott
  • Answered

    LMH0070: S-parameter file support 0 Locked

    153 views
    4 replies
    Latest 8 months ago
    by user6004480
  • Answered

    DS90LVRA2: What are the maximum measured speeds on single-ended output? 0 Locked

    181 views
    1 reply
    Latest 8 months ago
    by Michael Ly
  • Answered

    TUSB8044AEVM: Design files for Altium Designer 0 Locked

    223 views
    4 replies
    Latest 8 months ago
    by Silverwolfman
  • Suggested Answer

    DS90UB949A-Q1: Pin Mapping and I2C/SPI Usage Clarification 0 Locked

    167 views
    1 reply
    Latest 8 months ago
    by Fadi Abdulhameed
  • Suggested Answer

    TCAN1042-Q1: unknown state of CAN lines with two or more devices in the network 0 Locked

    192 views
    3 replies
    Latest 8 months ago
    by Michael Ikwuyum
  • Answered

    DS110DF111: Possibility of the degradation on the TX's output voltage waveform 0 Locked

    174 views
    2 replies
    Latest 8 months ago
    by Lucas Wolter
  • Not Answered

    ESD122: Continous Current - Voltage Limiter 0 Locked

    89 views
    1 reply
    Latest 8 months ago
    by Sebastian Muriel
  • Suggested Answer

    THVD1520: do I need preamble or sync bytes for THVD1520 RS485 bus protocol? 0 Locked

    119 views
    1 reply
    Latest 8 months ago
    by Ethan Sempsrott
  • Suggested Answer

    TLIN1029A-Q1: conformance report with ISO 17987 0 Locked

    122 views
    1 reply
    Latest 8 months ago
    by Michael Ikwuyum
  • Suggested Answer

    DS15EA101: What does the VIN range on the datasheet mean? 0 Locked

    214 views
    1 reply
    Latest 8 months ago
    by David (ASIC) Liu
  • Suggested Answer

    DS90LV049H: DS90LV049HMTX/NOPB 0 Locked

    199 views
    4 replies
    Latest 8 months ago
    by Jack Campbell
  • Suggested Answer

    DS26LS32MQML: Na 0 Locked

    110 views
    1 reply
    Latest 8 months ago
    by Ethan Sempsrott
  • Answered

    TDP2004: eDP to LVDS bridge IC 0 Locked

    136 views
    1 reply
    Latest 8 months ago
    by David (ASIC) Liu
  • Not Answered

    TCAN4550: If TCAN4550 sends a frame of message every 200ms, it will no longer be able to receive packets after 1 to 2 minutes 0 Locked

    208 views
    4 replies
    Latest 8 months ago
    by Jonathan Nerger
<>