TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 3 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 3 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Suggested Answer

    TUSB212: USB Host mode is not recognized. 0 Locked

    1425 views
    3 replies
    Latest over 7 years ago
    by Brian Zhou
  • Answered

    [FAQ] When implementing a USB 3.x signal redriver, what is the difference between pre-channel loss and post-channel loss? 0 Locked

    4169 views
    1 reply
    Latest over 7 years ago
    by Malik Barton57
  • Answered

    [FAQ] How do I debug a TI USB Hubs when downstream ports are non-operational? 0 Locked

    3958 views
    1 reply
    Latest over 7 years ago
    by Malik Barton57
  • Not Answered

    TPS25740B: Voltage Transition from +15V to +5V Fails USB-C PD Timing Constraints 0 Locked

    551 views
    2 replies
    Latest over 7 years ago
    by rojo-mojo
  • Answered

    SN75DP139: schematic review 0 Locked

    446 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Suggested Answer

    TLIN2029-Q1: TLIN2029-Q1 UART issue 0 Locked

    749 views
    2 replies
    Latest over 7 years ago
    by Miguel Robertson
  • Answered

    TCA9534: TCA9534 on-chip part number 0 Locked

    1544 views
    4 replies
    Latest over 7 years ago
    by amiguels
  • Suggested Answer

    SN65DPHY440SS: The maximum length of MIPI signal line 0 Locked

    2576 views
    1 reply
    Latest over 7 years ago
    by David (ASIC) Liu
  • Answered

    TIC12400-Q1: alternate part for 24V systems 0 Locked

    786 views
    2 replies
    Latest over 7 years ago
    by Andrew_Mason
  • Suggested Answer

    MAX202: Normal operating range of Pulse Frequency 0 Locked

    610 views
    1 reply
    Latest over 7 years ago
    by Miguel Robertson
  • Suggested Answer

    HD3SS215: HD3SS215IRTQR and TS3DV642A0RUAR differences 0 Locked

    589 views
    3 replies
    Latest over 7 years ago
    by Michael.Walker
  • Suggested Answer

    TCAN1042-Q1: The design is shown in the figure. At present, the problem is that the design causes damage to SM712 on the back end. At present, there are several SM712 damages that cause no communication problems (all of them are bad for D4) 0 Locked

    788 views
    1 reply
    Latest over 7 years ago
    by Miguel Robertson
  • Answered

    TCA9517A: I2C buffer for bi-direction 0 Locked

    388 views
    1 reply
    Latest over 7 years ago
    by BOBBY
  • Suggested Answer

    TUSB9261: port multiplier capability for TUSB9261 SATA/USB bridge 0 Locked

    682 views
    1 reply
    Latest over 7 years ago
    by JMMN
  • Answered

    TUSB9261: max power consumption? 0 Locked

    240 views
    1 reply
    Latest over 7 years ago
    by JMMN
  • Answered

    TPS65986: background of NRND 0 Locked

    439 views
    3 replies
    Latest over 7 years ago
    by Karl Fleischmann
  • Suggested Answer

    For TM4C1294NCPDT, is it okay for online debugging tools to use regular JLINK? Is there a version requirement? 0 Locked

    271 views
    2 replies
    Latest over 7 years ago
    by 人在江湖
  • Answered

    TUSB1002A: How to set CFG1,CFG2, CHG1_EQ, CHG2_EQ pin initial status on specific SCH? 0 Locked

    414 views
    2 replies
    Latest over 7 years ago
    by Malik Barton57
  • Suggested Answer

    Linux/TUSB3410: Linux/TUSB3410 I2C combined format issue 0 Locked

    341 views
    1 reply
    Latest over 7 years ago
    by JMMN
  • Suggested Answer

    DS125BR800A: DS125BR800A use issue 0 Locked

    951 views
    7 replies
    Latest over 7 years ago
    by Lee Sledjeski
<>