TI E2E support forums
TI E2E support forums
  • User
  • Site
  • Search
  • User
  • E2E™ design support >
  • Forums
    • Amplifiers
    • API solutions
    • Audio
    • Clock & timing
    • Data converters
    • DLP® products
    • Interface
    • Isolation
    • Logic
    • Microcontrollers
    • Motor drivers
    • Power management
    • Processors
    • RF & microwave
    • Sensors
    • Site support
    • Switches & multiplexers
    • Tools
    • Wireless connectivity
    • Archived forums
    • Archived groups
  • Technical articles
  • TI training
    • Tech days
    • Online training
    • Live events
    • Power Supply Design Seminar
  • Getting started
  • 简体中文
  • More
  • Cancel
Interface

Interface

Interface forum

  • Mentions
  • Tags
  • More
  • Cancel
  • Ask a new question
  • Ask a new question
  • Cancel
Texas Instruments (TI) Interface support forum is an extensive online knowledge base where millions of technical questions and solutions are available 24/7. You can search interface IC content or ask technical support questions on everything from ESD protection to interfacing with USB, Ethernet, and HDMI. Find the right solution for your circuit design challenges by using our TI E2E™ support forums that are supported by thousands of contributing TI experts.
Frequent questions
  • [FAQ] How can I ensure a successful PCIe Gen5 design?

    Nicholaus_Malone
    Nicholaus_Malone
    3 Tips for a successful PCIe Gen5 design With PCIe datarates increasing to 32Gbps in the latest PCIe Gen5 specification, PCIe has allowed for data higher throughput than ever before. Unfortunately, higher data rates can also mean more signal integrity…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate free-running 125MHz clock from DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate free running clock of 125MHz on the CLKOUT pin of DP83867 (synced with local reference clock on XI pin) : program register 0x0170[12:8] = 01000
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83867CR: How to generate recovered clock using DP83867?

    Vikram Sharma
    Vikram Sharma
    Part Number: DP83867CR To generate clock in sync with the link-partner (recovered clock of 125MHz or 25MHz) on the CLKOUT pin of DP83867 : program register 0x0170[12:8] = 00000 for 125MHz program register 0x0170[12:8] = 00100 for 25MHz Note…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] ESD and TVS Protection Devices: All Technical Documentation

    Chris Murphy
    Chris Murphy
    Application Notes Protecting Automotive Can Bus Systems from ESD Overvoltage Events ESD and Surge Protection for USB Interfaces Automotive SerDes ESD Protection MSP430 System-Level ESD Considerations (Rev. B)…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TD510E: Can we use a transformer instead of Capacitor for AC coupling on the MDI side for DP83TD510?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TD510E Yes, transformer can be used for filtering out the DC signal when the data is passing through the MDI side. In fact, we use transformer to filter out the AC signal in the Power over Data Line (PoDL) application. Here are the…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] What is the difference between RMII slave signaling and RMII master signaling?

    Hillman Lin
    Hillman Lin
    RMII slave signaling is connecting 50MHz Crystal to two XI pin of the PHY and/or MAC RMII master signaling is connection 25MHz Crystal to one Master and provide a 50MHz reference lock through REF_CLK pin to the XI pin of the slave side. Slave side does…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC812R-Q1: How can I connect PHYs back to back over RMII?

    Hillman Lin
    Hillman Lin
    Part Number: DP83TC812R-Q1 There are two type of mode that RMII can support: RMII normal mode and RMII Repeater mode: RMII normal mode is also known as MAC to PHY RMII connection. This mode is set as default mode in DP83TC812 so it did not need…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DP83TC811S-Q1: Why is Slave/Managed mode PHY linking up with Master/Autonomous PHY link partner?

    Gerome Cacho
    Gerome Cacho
    Part Number: DP83TC811S-Q1 Other Parts Discussed in Thread: DP83TC811R-Q1 When using DP83TC811S-Q1 (or DP83TC811R-Q1), and setting the PHY into managed mode as a slave device via bootstrapping settings, if this device is connected to a master link partner…
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] DS90UH949-Q1: Disable HDCP to work with UB Deserializer

    Alex Reid1
    Alex Reid1
    Part Number: DS90UH949-Q1 Hello, My customer would like to use DS90 UH949 -Q1 devices in place of the DS90 UB949A -Q1 to keep production running. In reviewing the details they have the following questions. Can the HDCP function be disabled? If…
    • Answered
    • over 4 years ago
    • Interface
    • Interface forum
  • [FAQ] Why am I getting "clause-45 not supported" and "error-95" errors with PHY drivers?

    Vikram Sharma
    Vikram Sharma
    Possible reason can be : - "phy_read_mmd" and "phy_write_mmd" are not supported in your kernel version (if version is old). Possible solution to be evaluated : - Change "phy_write_mmd" to "phy_write_mmd_indirect" function and do the corresponding…
    • over 4 years ago
    • Interface
    • Interface forum
<>

View FAQ threads
  • Tags
  • RSS
  • More
  • Cancel
  • Not Answered

    TSWDC155EVM: 403 Forbidden 0

    15 views
    1 reply
    Latest 18 hours ago
    by Sanjay Pithadia
  • Answered

    SN65DSI86EVM: SN65DSI86EVM: Request for design files (schematic + layout) 0

    59 views
    4 replies
    Latest 20 hours ago
    by Davide Norbiato
  • Not Answered

    DS160PT801X16EVM: I2C addresses are not detecting as expected. 0

    16 views
    0 replies
    Started 20 hours ago
    by Dhanush P
  • Not Answered

    DS90UB960-Q1: MIPI-CSI 0

    87 views
    4 replies
    Latest 21 hours ago
    by Juan Jacinto Montenegro
  • Answered

    TCA9548A: TCA9548A — Can ten devices share the same I²C address when nine are held in RESET? 0

    54 views
    2 replies
    Latest 1 day ago
    by Wang Li
  • Suggested Answer

    MAX3243E: RS232 non-CHINA flow 0

    38 views
    4 replies
    Latest 1 day ago
    by Ethan White
  • Not Answered

    SN65DSI86: Non-continuous DSI clock with REFCLK causes unstable M/N ("MN change") on DP monitor at RBR 0

    76 views
    4 replies
    Latest 1 day ago
    by Cameron Hoholik-Carlson
  • Answered

    TCAN1145-Q1: TCAN1145-Q1 Wake-up behavior when Failsafe disabled and VIO remains 0V 0

    67 views
    4 replies
    Latest 1 day ago
    by Vishva Vijenayake
  • Suggested Answer

    DS250DF230EVM: Which package of retimer chip are mounted on the board. 0

    58 views
    3 replies
    Latest 1 day ago
    by Drew Miller1
  • Not Answered

    DP83869HM: DP83869HM: No Link w/SGMII Host Link Partner - SGMII-to-Copper Mode (or Media Converter Mode) 0

    137 views
    7 replies
    Latest 1 day ago
    by Justin Muzzy
  • Not Answered

    DP83867E: DP83867 XGMII_ERR_INT asserted during 10M/100M jumbo frame interoperability testing with link partner 0

    66 views
    1 reply
    Latest 1 day ago
    by Gregory Kobyakov
  • Suggested Answer

    DS90LV019: LVDS device check 0

    133 views
    8 replies
    Latest 1 day ago
    by Matt Smith
  • Not Answered

    TUSB2E221: eUSB2.0 Host Data Eye Test fail due to EOP Width 0

    56 views
    3 replies
    Latest 1 day ago
    by Ryan Kitto
  • Suggested Answer

    DS90UB960-Q1: DS90UB960-Q1 Replicate mode for TX port 0 and port 1 is not working 0

    471 views
    24 replies
    Latest 1 day ago
    by Hamzeh Jaradat
  • Not Answered

    DP83822I: Schematic Review for RMII Master (Leader) Mode 0

    30 views
    1 reply
    Latest 1 day ago
    by Gerome Cacho
  • Not Answered

    DP83826I: DP83826I marking issue 0

    21 views
    1 reply
    Latest 1 day ago
    by Gerome Cacho
  • Answered

    TPS65987DDK: TPS65987DDK – Request for Latest F907 Firmware Binary 0

    36 views
    1 reply
    Latest 1 day ago
    by Chris Sterzik
  • Suggested Answer

    LMR60410-Q1: Clarification Required – LMR60410-Q1 Part Number Selection for 3.3V Fixed and 5.3V Adjustable Output 0

    28 views
    1 reply
    Latest 1 day ago
    by Frank De Stasi
  • Suggested Answer

    TCAN4550: TCAN4550 could use GSPI for this CAN bus controller? 0

    22 views
    1 reply
    Latest 1 day ago
    by Jonathan Nerger
  • Suggested Answer

    HD3SS214: Application problems 0

    44 views
    3 replies
    Latest 1 day ago
    by Katy West
<>