This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB960-Q1: DS90UB960 output problem

Part Number: DS90UB960-Q1

Hi teams

Recently,we are working on 960 deser chip.When I preview the picture,there is some problem.

I use the sensor of 953 ser  1920x1080

It use Internally generate frame sync.

The reg I set as below:

i2cset -f -y 8 0x3d 0x4c 0x01
i2cset -f -y 8 0x3d 0x58 0x5e
i2cset -f -y 8 0x3d 0x5c 0x30
i2cset -f -y 8 0x3d 0x5d 0xda
i2cset -f -y 8 0x3d 0x65 0xba
i2cset -f -y 8 0x3d 0xb0 0x1c
i2cset -f -y 8 0x3d 0x70 0x1e
i2cset -f -y 8 0x3d 0x72 0x00
i2cset -f -y 8 0x3d 0x6e 0xAA
i2cset -f -y 8 0x3d 0x6F 0xAA
i2cset -f -y 8 0x3d 0x1f 0x00
i2cset -f -y 8 0x3d 0x32 0x01
i2cset -f -y 8 0x3d 0x33 0x03
i2cset -f -y 8 0x3d 0x32 0x13
i2cset -f -y 8 0x3d 0x33 0x03
i2cset -f -y 8 0x3d 0x20 0xFC
i2cset -f -y 8 0x3d 0x20 0x0C
Is there any problem ?  Could you  give some advise about it ?
BRs
thanks

  • Hello YingJin, 

    I do not think you need to write to register 0x70 since you are using CSI mode. 

    It look like you are also sending BC GPIO to 4 953's. Is this correct? 

    Section 7.4.24.2 goes over internal frame sync and the registers to set and section 7.4.24.2.1 includes example code for a 50 Mbps BC and 4 SER attached. You can likely use this as a starting point. Let me know if that works for you. 

    Thanks, 
    Sally 

  • Hi Sally

    thanks for your  reply.

    1)  I  had comment the 0x70 reg write  it same as before.

    2) Yes, I use 960 generate the internal framesync signal pass through it by BC GPIO to 953 input gpio,then the 953 send it to the imager  sensor.

    the details as below:

    TI_F_SYNC   recevied the signal and send to the  imager sensor.

    3) I change the code as Section 7.4.24.2,The final effect is as follows

    There is one channel did not output.the other three is abnormal as  upside  Previous photos  of I sent.

    the code as below:

    i2cset -f -y 8 0x3d 0x4c 0x01
    i2cset -f -y 8 0x3d 0x58 0x5e
    i2cset -f -y 8 0x3d 0x5c 0x30
    i2cset -f -y 8 0x3d 0x5d 0xda
    i2cset -f -y 8 0x3d 0x65 0xba
    i2cset -f -y 8 0x3d 0xb0 0x1c
    #i2cset -f -y 8 0x3d 0x70 0x1e
    i2cset -f -y 8 0x3d 0x72 0x00
    i2cset -f -y 8 0x3d 0x6e 0xAA
    i2cset -f -y 8 0x3d 0x6F 0xAA
    sleep 0.5
    i2cset -f -y 8 0x3d 0x4c 0x12
    i2cset -f -y 8 0x3d 0x58 0x5e
    i2cset -f -y 8 0x3d 0x5c 0x32
    i2cset -f -y 8 0x3d 0x5d 0xda
    i2cset -f -y 8 0x3d 0x65 0xbc
    i2cset -f -y 8 0x3d 0xb0 0x1c
    #i2cset -f -y 8 0x3d 0x70 0x5e
    i2cset -f -y 8 0x3d 0x72 0x55
    i2cset -f -y 8 0x3d 0x6e 0xAA
    i2cset -f -y 8 0x3d 0x6F 0xAA
    sleep 0.5

    i2cset -f -y 8 0x3d 0x4c 0x24
    i2cset -f -y 8 0x3d 0x58 0x5e
    i2cset -f -y 8 0x3d 0x5c 0x40
    i2cset -f -y 8 0x3d 0x5d 0xda
    i2cset -f -y 8 0x3d 0x65 0xbe
    i2cset -f -y 8 0x3d 0xb0 0x1c
    #i2cset -f -y 8 0x3d 0x70 0x9e
    i2cset -f -y 8 0x3d 0x72 0xAA
    i2cset -f -y 8 0x3d 0x6e 0xAA
    i2cset -f -y 8 0x3d 0x6F 0xAA
    sleep 0.5
    i2cset -f -y 8 0x3d 0x4c 0x38
    i2cset -f -y 8 0x3d 0x58 0x5e
    i2cset -f -y 8 0x3d 0x5c 0x42
    i2cset -f -y 8 0x3d 0x5d 0xda
    i2cset -f -y 8 0x3d 0x65 0xc0
    i2cset -f -y 8 0x3d 0xb0 0x1c
    #i2cset -f -y 8 0x3d 0x70 0xde
    i2cset -f -y 8 0x3d 0x72 0xFF
    i2cset -f -y 8 0x3d 0x6e 0xAA
    i2cset -f -y 8 0x3d 0x6F 0xAA
    sleep 0.2

    i2cset -f -y 8 0x3d 0x10 0x91
    i2cset -f -y 8 0x3d 0x19 0x0A
    i2cset -f -y 8 0x3d 0x1A 0xD7
    i2cset -f -y 8 0x3d 0x1B 0x61
    i2cset -f -y 8 0x3d 0x1C 0xA0
    i2cset -f -y 8 0x3d 0x18 0x01
    i2cset -f -y 8 0x3d 0x1f 0x00
    i2cset -f -y 8 0x3d 0x32 0x01
    i2cset -f -y 8 0x3d 0x33 0x03
    i2cset -f -y 8 0x3d 0x32 0x13
    i2cset -f -y 8 0x3d 0x33 0x03
    i2cset -f -y 8 0x3d 0x20 0xFC
    i2cset -f -y 8 0x3d 0x20 0x0C
    i2cset -f -y 8 0x18 0x02 0x73
    i2cset -f -y 8 0x19 0x02 0x73
    i2cset -f -y 8 0x20 0x02 0x73
    i2cset -f -y 8 0x21 0x02 0x73

  • Hello Yingjin, 

    Please make sure you are also configuring the GPIO on the 953 to also receive BCGPIO0/1/2/3 from the 960. Can you then also probe the GPIO on the scope to make sure you see the frame sync signal on all the 953's? 

    Thanks, 
    Sally 

  • Please also try this script. 

    1200.960-954.txt
    #960 reg config
    
    i2cset -f -y 8 0x3d 0x4c 0x01 #RX Port 0 
    i2cset -f -y 8 0x3d 0x58 0x96 #BC 50 Mbps
    i2cset -f -y 8 0x3d 0x5b 0x30 #Ser id
    i2cset -f -y 8 0x3d 0x5c 0xda #slave id 0
    i2cset -f -y 8 0x3d 0x65 0xba #slave alias 0
    i2cset -f -y 8 0x3d 0x72 0x00 #csi-2 , vc-id 0
    i2cset -f -y 8 0x3d 0x6e 0xAA #FS signal to GPIO 0/1 
    
    sleep 0.5
    i2cset -f -y 8 0x3d 0x4c 0x12 #RX Port 1 
    i2cset -f -y 8 0x3d 0x58 0x96 #BC 50 Mbps
    i2cset -f -y 8 0x3d 0x5c 0x32 #Ser alias id
    i2cset -f -y 8 0x3d 0x5d 0xda #slave id 0
    i2cset -f -y 8 0x3d 0x65 0xbc #slave alias 0
    i2cset -f -y 8 0x3d 0x72 0x55 #csi-2 , vc-id 1
    i2cset -f -y 8 0x3d 0x6e 0xAA #FS signal to GPIO 0/1 
    sleep 0.5
    i2cset -f -y 8 0x3d 0x4c 0x24 #RX port 2
    i2cset -f -y 8 0x3d 0x58 0x96 #BC 50 Mbps
    i2cset -f -y 8 0x3d 0x5c 0x40 #Ser alias id
    i2cset -f -y 8 0x3d 0x5d 0xda #slave id 0
    i2cset -f -y 8 0x3d 0x65 0xbe #slave alias 0
    i2cset -f -y 8 0x3d 0x72 0xAA #csi-2 , vc-id 2
    i2cset -f -y 8 0x3d 0x6e 0xAA #FS signal to GPIO 0/1 
    
    sleep 0.5
    i2cset -f -y 8 0x3d 0x4c 0x38 #RX port 3
    i2cset -f -y 8 0x3d 0x58 0x96 #BC 50 Mbps
    i2cset -f -y 8 0x3d 0x5c 0x42 #Ser alias id
    i2cset -f -y 8 0x3d 0x5d 0xda #slave id 0
    i2cset -f -y 8 0x3d 0x65 0xc0 #slave alias 0
    i2cset -f -y 8 0x3d 0x72 0xFF #csi-2 , vc-id 3
    i2cset -f -y 8 0x3d 0x6e 0xAA #FS signal to GPIO 0/1
    
    sleep 0.2
    
    i2cset -f -y 8 0x3d 0x10 0x91 # frame sync signal, device status, enabled
    i2cset -f -y 8 0x3d 0x19 0x36 # FS high time MSB
    i2cset -f -y 8 0x3d 0x1A 0x41 # FS high time LSB
    i2cset -f -y 8 0x3d 0x1B 0x36 # FS low time MSB
    i2cset -f -y 8 0x3d 0x1C 0x41 # FS low time LSB
    i2cset -f -y 8 0x3d 0x18 0x01 #enable FS
    i2cset -f -y 8 0x3d 0x1f 0x00 #1.6 Gbps CSI-2 TX data rate
    i2cset -f -y 8 0x3d 0x32 0x01 #CSI0 select
    i2cset -f -y 8 0x3d 0x33 0x03 #CSI enabled and 4 lanes
    i2cset -f -y 8 0x3d 0x32 0x13 #CSI0&1 select. CSI1 read register
    i2cset -f -y 8 0x3d 0x33 0x03 #CSI enabled and 4 lanes
    #i2cset -f -y 8 0x3d 0x20 0xFC #forwarding disabled for RX0-3, map RX0&1 to CSI-2 Port 0. map RX0&1 to CSI-2 port1
    #i2cset -f -y 8 0x3d 0x21 0x03 #RR forwarding disabled
    #i2cset -f -y 8 0x3d 0x20 0x0C #forwarding enabled for RX0-3, map RX0&1 to CSI-2 Port 0. map RX0&1 to CSI-2 port1
    #i2cset -f -y 8 0x3d 0x21 0x17 #RR forwarding disabled, basic sync forwarding
    
    
    # 953 reg config
    i2cset -f -y 8 0x18 0x02 0x73 #CSI continuous clk, 4 lane, 1.8 I2c
    i2cset -f -y 8 0x18 0x0e 0xf0 #GPIO0 input disabled, output enabled. 
    i2cset -f -y 8 0x18 0x0d 0x1c #enable remote GPIO1-3, write 1 on GPIO0
    i2cset -f -y 8 0x19 0x02 0x73
    i2cset -f -y 8 0x19 0x0e 0xf0
    i2cset -f -y 8 0x19 0x0d 0x1c
    i2cset -f -y 8 0x20 0x02 0x73
    i2cset -f -y 8 0x20 0x0e 0xf0
    i2cset -f -y 8 0x20 0x0d 0x1c
    i2cset -f -y 8 0x21 0x02 0x73
    i2cset -f -y 8 0x21 0x0e 0xf0
    i2cset -f -y 8 0x21 0x0d 0x1c

  • Hi  Sally 

    thanks for your reply.

    I have try it.

    It still occur The image flickers

    If use another type sensor of 953,it does not need the trigger signal from 960,it display normal.

    If I use the type sensor of 933,which also did not need trigger signal,it also  works.  ok.

    Our poc hardware design can be uesd for 933 and 953.Will this have an impact  ?

    This scene of The image flickers only happened on 953 which  need trigger signal type sensor.

    BRs

    thanks

  • Hi  Sally 

    The works fine sensor as below:

    It also 953  ser  which did not need trigger signal

    There's no flicker when I shake the camera

    BRs

    thanks

  • Hi Yingjin, 

    I'm glad that there is no more flicker. Did you decide to remove the frame sync completely ?

    Thanks, 
    Sally

  • Hi  Sally

    Finally,we will use the type which use trigger signal one.

    For now,we can sure the poc hardware has some affect.

    But I did not know how to chang it.

    Could you give me some design photo about the 953 

    BRs

    thanks

  • Hello, 

    Can you send me your POC circuitry? The image you attached earlier in the thread does not show me the POC circuitry, so I cannot advise you. 

    Thanks, 
    Sally