• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 3 answers
  • Subscribers 19 subscribers
  • Views 184 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TXU0202: LEVEL TRANSLATION

SATHYA SHREE S
Intellectual 540 points
Part Number: TXU0202
Other Parts Discussed in Thread: TXU0101, SN74LXC1T45

Hi,

We are using TJA1020T/CM,118 in our design for LIN interface. The TXD and RXD signals are going to interface with FPGA which is of 1.8V. Kindly suggest a voltage level translator for interfacing and also suggest a diode for connecting with VBAT supply. Is the diode connected in below design in sufficient?

Thanks 

S Sathya shree

  • 0
    Guru 259780 points

    The TXU0202 is suitable for this.

    The TJA1020T is not made by TI, so I do not know what its diode requirements are. But in general, the diodes are supposed to be plain silicon diodes.

  • 0 in reply to Clemens Ladisch
    Intellectual 540 points

    Thanks Ladisch for the reply. TJA1020T is interfaced with FPGA in our design, as RXD and TXD pins of TJA1020T are open drain pins but Our Arria 10 FPGA  10AX115S2F45I1SG has pseudo open drain configuration. Would the level translator (TXU0202) which you have recommended will be suitable? Kindly suggest a solution and Also can you pls suggest any LIN protocol adapter which has both master and slave configuration for testing and debugging.

    Thanks

    S Sathya shree

  • 0 in reply to SATHYA SHREE S
    Guru 259780 points

    Pseudo open-drain outputs have an internal pull-up.

    Open-drain outputs require pull-up resistors, but you already have them. Please note that an open-drain output can be used for level shifting by pulling up to a different voltage; you need a translator only for the TXD signal. Suitable single-channels translators are the TXU0101 or SN74LXC1T45.

  • 0 in reply to Clemens Ladisch
    Intellectual 540 points

    Thanks for the reply. As you have mentioned TXD signal only requires level translator. Adding to the previous question, Our FPGA pseudo open drain configuration is of 1.2V but the RXD and TXD pin in LIN transceiver adapted to microcontroller voltage of 3.3V/5V. It means that RXD also requires level translator is it not?

    Thanks

    S Sathya shree

  • 0 in reply to SATHYA SHREE S
    Guru 259780 points

    The LIN transceiver's RXD pin does not output a high-level voltage. You can simply connect the pull-up resistor to 1.2 V.