This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hello Logic Team,
I have a question on the rise/fall time of logic device SN74LVC1G32-Q1.
The supply voltage is 3.3V and, therefore 33ns. Can this be interpreted to not exceed the rise and fall times due to CMOS technology?
And does this time refer to the full voltage swing or on the 10%/90% values?
The background is possible signal filtering at the input before the gate. In my specific case the input signal runs quite far over the board, so I would not do without a low pass filter, currently mitτ_rc=47 ns. In addition, one of the signals is a 2.5 kHz PWM signal, so the gate "needs to switch a little more frequently". How critical is this to see?
Thanks and best regards,
Michael
The Δt/Δv limit does not apply to any time interval. This limit must not be exceeded at any point on the edge.
If you cannot guarantee that the input signal is fast enough at all times, use a device with Schmitt-trigger inputs, e.g., SN74LVC1G97-Q1.
Hi Clemens,
thanks for the fast response. I was not aware of SN74LVC1G97-Q1 and that you can configure it as OR gate.
Thanks for the recommendation!
Michael