This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
When VDD is lower 3V(recommended operating voltage), is the "Q" pin kept low or unstable?
If it is unstable, can it be kept low by RESET pin=Low?
Best Regards,
Kuramochi
Outside the recommended operating conditions, there are no guarantees whatsoever, i.e., the Q pin might be unstable, and the RESET pin might not work either.
To ensure a known state when powering on, the RESET pin must be low when the supply voltage reaches 3 V.